sunlance.c 40 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566
  1. /* $Id: sunlance.c,v 1.112 2002/01/15 06:48:55 davem Exp $
  2. * lance.c: Linux/Sparc/Lance driver
  3. *
  4. * Written 1995, 1996 by Miguel de Icaza
  5. * Sources:
  6. * The Linux depca driver
  7. * The Linux lance driver.
  8. * The Linux skeleton driver.
  9. * The NetBSD Sparc/Lance driver.
  10. * Theo de Raadt (deraadt@openbsd.org)
  11. * NCR92C990 Lan Controller manual
  12. *
  13. * 1.4:
  14. * Added support to run with a ledma on the Sun4m
  15. *
  16. * 1.5:
  17. * Added multiple card detection.
  18. *
  19. * 4/17/96: Burst sizes and tpe selection on sun4m by Eddie C. Dost
  20. * (ecd@skynet.be)
  21. *
  22. * 5/15/96: auto carrier detection on sun4m by Eddie C. Dost
  23. * (ecd@skynet.be)
  24. *
  25. * 5/17/96: lebuffer on scsi/ether cards now work David S. Miller
  26. * (davem@caip.rutgers.edu)
  27. *
  28. * 5/29/96: override option 'tpe-link-test?', if it is 'false', as
  29. * this disables auto carrier detection on sun4m. Eddie C. Dost
  30. * (ecd@skynet.be)
  31. *
  32. * 1.7:
  33. * 6/26/96: Bug fix for multiple ledmas, miguel.
  34. *
  35. * 1.8:
  36. * Stole multicast code from depca.c, fixed lance_tx.
  37. *
  38. * 1.9:
  39. * 8/21/96: Fixed the multicast code (Pedro Roque)
  40. *
  41. * 8/28/96: Send fake packet in lance_open() if auto_select is true,
  42. * so we can detect the carrier loss condition in time.
  43. * Eddie C. Dost (ecd@skynet.be)
  44. *
  45. * 9/15/96: Align rx_buf so that eth_copy_and_sum() won't cause an
  46. * MNA trap during chksum_partial_copy(). (ecd@skynet.be)
  47. *
  48. * 11/17/96: Handle LE_C0_MERR in lance_interrupt(). (ecd@skynet.be)
  49. *
  50. * 12/22/96: Don't loop forever in lance_rx() on incomplete packets.
  51. * This was the sun4c killer. Shit, stupid bug.
  52. * (ecd@skynet.be)
  53. *
  54. * 1.10:
  55. * 1/26/97: Modularize driver. (ecd@skynet.be)
  56. *
  57. * 1.11:
  58. * 12/27/97: Added sun4d support. (jj@sunsite.mff.cuni.cz)
  59. *
  60. * 1.12:
  61. * 11/3/99: Fixed SMP race in lance_start_xmit found by davem.
  62. * Anton Blanchard (anton@progsoc.uts.edu.au)
  63. * 2.00: 11/9/99: Massive overhaul and port to new SBUS driver interfaces.
  64. * David S. Miller (davem@redhat.com)
  65. * 2.01:
  66. * 11/08/01: Use library crc32 functions (Matt_Domsch@dell.com)
  67. *
  68. */
  69. #undef DEBUG_DRIVER
  70. static char lancestr[] = "LANCE";
  71. #include <linux/module.h>
  72. #include <linux/kernel.h>
  73. #include <linux/types.h>
  74. #include <linux/fcntl.h>
  75. #include <linux/interrupt.h>
  76. #include <linux/ioport.h>
  77. #include <linux/in.h>
  78. #include <linux/slab.h>
  79. #include <linux/string.h>
  80. #include <linux/delay.h>
  81. #include <linux/init.h>
  82. #include <linux/crc32.h>
  83. #include <linux/errno.h>
  84. #include <linux/socket.h> /* Used for the temporal inet entries and routing */
  85. #include <linux/route.h>
  86. #include <linux/netdevice.h>
  87. #include <linux/etherdevice.h>
  88. #include <linux/skbuff.h>
  89. #include <linux/ethtool.h>
  90. #include <linux/bitops.h>
  91. #include <linux/dma-mapping.h>
  92. #include <linux/of.h>
  93. #include <linux/of_device.h>
  94. #include <asm/system.h>
  95. #include <asm/io.h>
  96. #include <asm/dma.h>
  97. #include <asm/pgtable.h>
  98. #include <asm/byteorder.h> /* Used by the checksum routines */
  99. #include <asm/idprom.h>
  100. #include <asm/prom.h>
  101. #include <asm/auxio.h> /* For tpe-link-test? setting */
  102. #include <asm/irq.h>
  103. #define DRV_NAME "sunlance"
  104. #define DRV_VERSION "2.02"
  105. #define DRV_RELDATE "8/24/03"
  106. #define DRV_AUTHOR "Miguel de Icaza (miguel@nuclecu.unam.mx)"
  107. static char version[] =
  108. DRV_NAME ".c:v" DRV_VERSION " " DRV_RELDATE " " DRV_AUTHOR "\n";
  109. MODULE_VERSION(DRV_VERSION);
  110. MODULE_AUTHOR(DRV_AUTHOR);
  111. MODULE_DESCRIPTION("Sun Lance ethernet driver");
  112. MODULE_LICENSE("GPL");
  113. /* Define: 2^4 Tx buffers and 2^4 Rx buffers */
  114. #ifndef LANCE_LOG_TX_BUFFERS
  115. #define LANCE_LOG_TX_BUFFERS 4
  116. #define LANCE_LOG_RX_BUFFERS 4
  117. #endif
  118. #define LE_CSR0 0
  119. #define LE_CSR1 1
  120. #define LE_CSR2 2
  121. #define LE_CSR3 3
  122. #define LE_MO_PROM 0x8000 /* Enable promiscuous mode */
  123. #define LE_C0_ERR 0x8000 /* Error: set if BAB, SQE, MISS or ME is set */
  124. #define LE_C0_BABL 0x4000 /* BAB: Babble: tx timeout. */
  125. #define LE_C0_CERR 0x2000 /* SQE: Signal quality error */
  126. #define LE_C0_MISS 0x1000 /* MISS: Missed a packet */
  127. #define LE_C0_MERR 0x0800 /* ME: Memory error */
  128. #define LE_C0_RINT 0x0400 /* Received interrupt */
  129. #define LE_C0_TINT 0x0200 /* Transmitter Interrupt */
  130. #define LE_C0_IDON 0x0100 /* IFIN: Init finished. */
  131. #define LE_C0_INTR 0x0080 /* Interrupt or error */
  132. #define LE_C0_INEA 0x0040 /* Interrupt enable */
  133. #define LE_C0_RXON 0x0020 /* Receiver on */
  134. #define LE_C0_TXON 0x0010 /* Transmitter on */
  135. #define LE_C0_TDMD 0x0008 /* Transmitter demand */
  136. #define LE_C0_STOP 0x0004 /* Stop the card */
  137. #define LE_C0_STRT 0x0002 /* Start the card */
  138. #define LE_C0_INIT 0x0001 /* Init the card */
  139. #define LE_C3_BSWP 0x4 /* SWAP */
  140. #define LE_C3_ACON 0x2 /* ALE Control */
  141. #define LE_C3_BCON 0x1 /* Byte control */
  142. /* Receive message descriptor 1 */
  143. #define LE_R1_OWN 0x80 /* Who owns the entry */
  144. #define LE_R1_ERR 0x40 /* Error: if FRA, OFL, CRC or BUF is set */
  145. #define LE_R1_FRA 0x20 /* FRA: Frame error */
  146. #define LE_R1_OFL 0x10 /* OFL: Frame overflow */
  147. #define LE_R1_CRC 0x08 /* CRC error */
  148. #define LE_R1_BUF 0x04 /* BUF: Buffer error */
  149. #define LE_R1_SOP 0x02 /* Start of packet */
  150. #define LE_R1_EOP 0x01 /* End of packet */
  151. #define LE_R1_POK 0x03 /* Packet is complete: SOP + EOP */
  152. #define LE_T1_OWN 0x80 /* Lance owns the packet */
  153. #define LE_T1_ERR 0x40 /* Error summary */
  154. #define LE_T1_EMORE 0x10 /* Error: more than one retry needed */
  155. #define LE_T1_EONE 0x08 /* Error: one retry needed */
  156. #define LE_T1_EDEF 0x04 /* Error: deferred */
  157. #define LE_T1_SOP 0x02 /* Start of packet */
  158. #define LE_T1_EOP 0x01 /* End of packet */
  159. #define LE_T1_POK 0x03 /* Packet is complete: SOP + EOP */
  160. #define LE_T3_BUF 0x8000 /* Buffer error */
  161. #define LE_T3_UFL 0x4000 /* Error underflow */
  162. #define LE_T3_LCOL 0x1000 /* Error late collision */
  163. #define LE_T3_CLOS 0x0800 /* Error carrier loss */
  164. #define LE_T3_RTY 0x0400 /* Error retry */
  165. #define LE_T3_TDR 0x03ff /* Time Domain Reflectometry counter */
  166. #define TX_RING_SIZE (1 << (LANCE_LOG_TX_BUFFERS))
  167. #define TX_RING_MOD_MASK (TX_RING_SIZE - 1)
  168. #define TX_RING_LEN_BITS ((LANCE_LOG_TX_BUFFERS) << 29)
  169. #define TX_NEXT(__x) (((__x)+1) & TX_RING_MOD_MASK)
  170. #define RX_RING_SIZE (1 << (LANCE_LOG_RX_BUFFERS))
  171. #define RX_RING_MOD_MASK (RX_RING_SIZE - 1)
  172. #define RX_RING_LEN_BITS ((LANCE_LOG_RX_BUFFERS) << 29)
  173. #define RX_NEXT(__x) (((__x)+1) & RX_RING_MOD_MASK)
  174. #define PKT_BUF_SZ 1544
  175. #define RX_BUFF_SIZE PKT_BUF_SZ
  176. #define TX_BUFF_SIZE PKT_BUF_SZ
  177. struct lance_rx_desc {
  178. u16 rmd0; /* low address of packet */
  179. u8 rmd1_bits; /* descriptor bits */
  180. u8 rmd1_hadr; /* high address of packet */
  181. s16 length; /* This length is 2s complement (negative)!
  182. * Buffer length
  183. */
  184. u16 mblength; /* This is the actual number of bytes received */
  185. };
  186. struct lance_tx_desc {
  187. u16 tmd0; /* low address of packet */
  188. u8 tmd1_bits; /* descriptor bits */
  189. u8 tmd1_hadr; /* high address of packet */
  190. s16 length; /* Length is 2s complement (negative)! */
  191. u16 misc;
  192. };
  193. /* The LANCE initialization block, described in databook. */
  194. /* On the Sparc, this block should be on a DMA region */
  195. struct lance_init_block {
  196. u16 mode; /* Pre-set mode (reg. 15) */
  197. u8 phys_addr[6]; /* Physical ethernet address */
  198. u32 filter[2]; /* Multicast filter. */
  199. /* Receive and transmit ring base, along with extra bits. */
  200. u16 rx_ptr; /* receive descriptor addr */
  201. u16 rx_len; /* receive len and high addr */
  202. u16 tx_ptr; /* transmit descriptor addr */
  203. u16 tx_len; /* transmit len and high addr */
  204. /* The Tx and Rx ring entries must aligned on 8-byte boundaries. */
  205. struct lance_rx_desc brx_ring[RX_RING_SIZE];
  206. struct lance_tx_desc btx_ring[TX_RING_SIZE];
  207. u8 tx_buf [TX_RING_SIZE][TX_BUFF_SIZE];
  208. u8 pad[2]; /* align rx_buf for copy_and_sum(). */
  209. u8 rx_buf [RX_RING_SIZE][RX_BUFF_SIZE];
  210. };
  211. #define libdesc_offset(rt, elem) \
  212. ((__u32)(((unsigned long)(&(((struct lance_init_block *)0)->rt[elem])))))
  213. #define libbuff_offset(rt, elem) \
  214. ((__u32)(((unsigned long)(&(((struct lance_init_block *)0)->rt[elem][0])))))
  215. struct lance_private {
  216. void __iomem *lregs; /* Lance RAP/RDP regs. */
  217. void __iomem *dregs; /* DMA controller regs. */
  218. struct lance_init_block __iomem *init_block_iomem;
  219. struct lance_init_block *init_block_mem;
  220. spinlock_t lock;
  221. int rx_new, tx_new;
  222. int rx_old, tx_old;
  223. struct of_device *ledma; /* If set this points to ledma */
  224. char tpe; /* cable-selection is TPE */
  225. char auto_select; /* cable-selection by carrier */
  226. char burst_sizes; /* ledma SBus burst sizes */
  227. char pio_buffer; /* init block in PIO space? */
  228. unsigned short busmaster_regval;
  229. void (*init_ring)(struct net_device *);
  230. void (*rx)(struct net_device *);
  231. void (*tx)(struct net_device *);
  232. char *name;
  233. dma_addr_t init_block_dvma;
  234. struct net_device *dev; /* Backpointer */
  235. struct of_device *op;
  236. struct of_device *lebuffer;
  237. struct timer_list multicast_timer;
  238. };
  239. #define TX_BUFFS_AVAIL ((lp->tx_old<=lp->tx_new)?\
  240. lp->tx_old+TX_RING_MOD_MASK-lp->tx_new:\
  241. lp->tx_old - lp->tx_new-1)
  242. /* Lance registers. */
  243. #define RDP 0x00UL /* register data port */
  244. #define RAP 0x02UL /* register address port */
  245. #define LANCE_REG_SIZE 0x04UL
  246. #define STOP_LANCE(__lp) \
  247. do { void __iomem *__base = (__lp)->lregs; \
  248. sbus_writew(LE_CSR0, __base + RAP); \
  249. sbus_writew(LE_C0_STOP, __base + RDP); \
  250. } while (0)
  251. int sparc_lance_debug = 2;
  252. /* The Lance uses 24 bit addresses */
  253. /* On the Sun4c the DVMA will provide the remaining bytes for us */
  254. /* On the Sun4m we have to instruct the ledma to provide them */
  255. /* Even worse, on scsi/ether SBUS cards, the init block and the
  256. * transmit/receive buffers are addresses as offsets from absolute
  257. * zero on the lebuffer PIO area. -DaveM
  258. */
  259. #define LANCE_ADDR(x) ((long)(x) & ~0xff000000)
  260. /* Load the CSR registers */
  261. static void load_csrs(struct lance_private *lp)
  262. {
  263. u32 leptr;
  264. if (lp->pio_buffer)
  265. leptr = 0;
  266. else
  267. leptr = LANCE_ADDR(lp->init_block_dvma);
  268. sbus_writew(LE_CSR1, lp->lregs + RAP);
  269. sbus_writew(leptr & 0xffff, lp->lregs + RDP);
  270. sbus_writew(LE_CSR2, lp->lregs + RAP);
  271. sbus_writew(leptr >> 16, lp->lregs + RDP);
  272. sbus_writew(LE_CSR3, lp->lregs + RAP);
  273. sbus_writew(lp->busmaster_regval, lp->lregs + RDP);
  274. /* Point back to csr0 */
  275. sbus_writew(LE_CSR0, lp->lregs + RAP);
  276. }
  277. /* Setup the Lance Rx and Tx rings */
  278. static void lance_init_ring_dvma(struct net_device *dev)
  279. {
  280. struct lance_private *lp = netdev_priv(dev);
  281. struct lance_init_block *ib = lp->init_block_mem;
  282. dma_addr_t aib = lp->init_block_dvma;
  283. __u32 leptr;
  284. int i;
  285. /* Lock out other processes while setting up hardware */
  286. netif_stop_queue(dev);
  287. lp->rx_new = lp->tx_new = 0;
  288. lp->rx_old = lp->tx_old = 0;
  289. /* Copy the ethernet address to the lance init block
  290. * Note that on the sparc you need to swap the ethernet address.
  291. */
  292. ib->phys_addr [0] = dev->dev_addr [1];
  293. ib->phys_addr [1] = dev->dev_addr [0];
  294. ib->phys_addr [2] = dev->dev_addr [3];
  295. ib->phys_addr [3] = dev->dev_addr [2];
  296. ib->phys_addr [4] = dev->dev_addr [5];
  297. ib->phys_addr [5] = dev->dev_addr [4];
  298. /* Setup the Tx ring entries */
  299. for (i = 0; i <= TX_RING_SIZE; i++) {
  300. leptr = LANCE_ADDR(aib + libbuff_offset(tx_buf, i));
  301. ib->btx_ring [i].tmd0 = leptr;
  302. ib->btx_ring [i].tmd1_hadr = leptr >> 16;
  303. ib->btx_ring [i].tmd1_bits = 0;
  304. ib->btx_ring [i].length = 0xf000; /* The ones required by tmd2 */
  305. ib->btx_ring [i].misc = 0;
  306. }
  307. /* Setup the Rx ring entries */
  308. for (i = 0; i < RX_RING_SIZE; i++) {
  309. leptr = LANCE_ADDR(aib + libbuff_offset(rx_buf, i));
  310. ib->brx_ring [i].rmd0 = leptr;
  311. ib->brx_ring [i].rmd1_hadr = leptr >> 16;
  312. ib->brx_ring [i].rmd1_bits = LE_R1_OWN;
  313. ib->brx_ring [i].length = -RX_BUFF_SIZE | 0xf000;
  314. ib->brx_ring [i].mblength = 0;
  315. }
  316. /* Setup the initialization block */
  317. /* Setup rx descriptor pointer */
  318. leptr = LANCE_ADDR(aib + libdesc_offset(brx_ring, 0));
  319. ib->rx_len = (LANCE_LOG_RX_BUFFERS << 13) | (leptr >> 16);
  320. ib->rx_ptr = leptr;
  321. /* Setup tx descriptor pointer */
  322. leptr = LANCE_ADDR(aib + libdesc_offset(btx_ring, 0));
  323. ib->tx_len = (LANCE_LOG_TX_BUFFERS << 13) | (leptr >> 16);
  324. ib->tx_ptr = leptr;
  325. }
  326. static void lance_init_ring_pio(struct net_device *dev)
  327. {
  328. struct lance_private *lp = netdev_priv(dev);
  329. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  330. u32 leptr;
  331. int i;
  332. /* Lock out other processes while setting up hardware */
  333. netif_stop_queue(dev);
  334. lp->rx_new = lp->tx_new = 0;
  335. lp->rx_old = lp->tx_old = 0;
  336. /* Copy the ethernet address to the lance init block
  337. * Note that on the sparc you need to swap the ethernet address.
  338. */
  339. sbus_writeb(dev->dev_addr[1], &ib->phys_addr[0]);
  340. sbus_writeb(dev->dev_addr[0], &ib->phys_addr[1]);
  341. sbus_writeb(dev->dev_addr[3], &ib->phys_addr[2]);
  342. sbus_writeb(dev->dev_addr[2], &ib->phys_addr[3]);
  343. sbus_writeb(dev->dev_addr[5], &ib->phys_addr[4]);
  344. sbus_writeb(dev->dev_addr[4], &ib->phys_addr[5]);
  345. /* Setup the Tx ring entries */
  346. for (i = 0; i <= TX_RING_SIZE; i++) {
  347. leptr = libbuff_offset(tx_buf, i);
  348. sbus_writew(leptr, &ib->btx_ring [i].tmd0);
  349. sbus_writeb(leptr >> 16,&ib->btx_ring [i].tmd1_hadr);
  350. sbus_writeb(0, &ib->btx_ring [i].tmd1_bits);
  351. /* The ones required by tmd2 */
  352. sbus_writew(0xf000, &ib->btx_ring [i].length);
  353. sbus_writew(0, &ib->btx_ring [i].misc);
  354. }
  355. /* Setup the Rx ring entries */
  356. for (i = 0; i < RX_RING_SIZE; i++) {
  357. leptr = libbuff_offset(rx_buf, i);
  358. sbus_writew(leptr, &ib->brx_ring [i].rmd0);
  359. sbus_writeb(leptr >> 16,&ib->brx_ring [i].rmd1_hadr);
  360. sbus_writeb(LE_R1_OWN, &ib->brx_ring [i].rmd1_bits);
  361. sbus_writew(-RX_BUFF_SIZE|0xf000,
  362. &ib->brx_ring [i].length);
  363. sbus_writew(0, &ib->brx_ring [i].mblength);
  364. }
  365. /* Setup the initialization block */
  366. /* Setup rx descriptor pointer */
  367. leptr = libdesc_offset(brx_ring, 0);
  368. sbus_writew((LANCE_LOG_RX_BUFFERS << 13) | (leptr >> 16),
  369. &ib->rx_len);
  370. sbus_writew(leptr, &ib->rx_ptr);
  371. /* Setup tx descriptor pointer */
  372. leptr = libdesc_offset(btx_ring, 0);
  373. sbus_writew((LANCE_LOG_TX_BUFFERS << 13) | (leptr >> 16),
  374. &ib->tx_len);
  375. sbus_writew(leptr, &ib->tx_ptr);
  376. }
  377. static void init_restart_ledma(struct lance_private *lp)
  378. {
  379. u32 csr = sbus_readl(lp->dregs + DMA_CSR);
  380. if (!(csr & DMA_HNDL_ERROR)) {
  381. /* E-Cache draining */
  382. while (sbus_readl(lp->dregs + DMA_CSR) & DMA_FIFO_ISDRAIN)
  383. barrier();
  384. }
  385. csr = sbus_readl(lp->dregs + DMA_CSR);
  386. csr &= ~DMA_E_BURSTS;
  387. if (lp->burst_sizes & DMA_BURST32)
  388. csr |= DMA_E_BURST32;
  389. else
  390. csr |= DMA_E_BURST16;
  391. csr |= (DMA_DSBL_RD_DRN | DMA_DSBL_WR_INV | DMA_FIFO_INV);
  392. if (lp->tpe)
  393. csr |= DMA_EN_ENETAUI;
  394. else
  395. csr &= ~DMA_EN_ENETAUI;
  396. udelay(20);
  397. sbus_writel(csr, lp->dregs + DMA_CSR);
  398. udelay(200);
  399. }
  400. static int init_restart_lance(struct lance_private *lp)
  401. {
  402. u16 regval = 0;
  403. int i;
  404. if (lp->dregs)
  405. init_restart_ledma(lp);
  406. sbus_writew(LE_CSR0, lp->lregs + RAP);
  407. sbus_writew(LE_C0_INIT, lp->lregs + RDP);
  408. /* Wait for the lance to complete initialization */
  409. for (i = 0; i < 100; i++) {
  410. regval = sbus_readw(lp->lregs + RDP);
  411. if (regval & (LE_C0_ERR | LE_C0_IDON))
  412. break;
  413. barrier();
  414. }
  415. if (i == 100 || (regval & LE_C0_ERR)) {
  416. printk(KERN_ERR "LANCE unopened after %d ticks, csr0=%4.4x.\n",
  417. i, regval);
  418. if (lp->dregs)
  419. printk("dcsr=%8.8x\n", sbus_readl(lp->dregs + DMA_CSR));
  420. return -1;
  421. }
  422. /* Clear IDON by writing a "1", enable interrupts and start lance */
  423. sbus_writew(LE_C0_IDON, lp->lregs + RDP);
  424. sbus_writew(LE_C0_INEA | LE_C0_STRT, lp->lregs + RDP);
  425. if (lp->dregs) {
  426. u32 csr = sbus_readl(lp->dregs + DMA_CSR);
  427. csr |= DMA_INT_ENAB;
  428. sbus_writel(csr, lp->dregs + DMA_CSR);
  429. }
  430. return 0;
  431. }
  432. static void lance_rx_dvma(struct net_device *dev)
  433. {
  434. struct lance_private *lp = netdev_priv(dev);
  435. struct lance_init_block *ib = lp->init_block_mem;
  436. struct lance_rx_desc *rd;
  437. u8 bits;
  438. int len, entry = lp->rx_new;
  439. struct sk_buff *skb;
  440. for (rd = &ib->brx_ring [entry];
  441. !((bits = rd->rmd1_bits) & LE_R1_OWN);
  442. rd = &ib->brx_ring [entry]) {
  443. /* We got an incomplete frame? */
  444. if ((bits & LE_R1_POK) != LE_R1_POK) {
  445. dev->stats.rx_over_errors++;
  446. dev->stats.rx_errors++;
  447. } else if (bits & LE_R1_ERR) {
  448. /* Count only the end frame as a rx error,
  449. * not the beginning
  450. */
  451. if (bits & LE_R1_BUF) dev->stats.rx_fifo_errors++;
  452. if (bits & LE_R1_CRC) dev->stats.rx_crc_errors++;
  453. if (bits & LE_R1_OFL) dev->stats.rx_over_errors++;
  454. if (bits & LE_R1_FRA) dev->stats.rx_frame_errors++;
  455. if (bits & LE_R1_EOP) dev->stats.rx_errors++;
  456. } else {
  457. len = (rd->mblength & 0xfff) - 4;
  458. skb = dev_alloc_skb(len + 2);
  459. if (skb == NULL) {
  460. printk(KERN_INFO "%s: Memory squeeze, deferring packet.\n",
  461. dev->name);
  462. dev->stats.rx_dropped++;
  463. rd->mblength = 0;
  464. rd->rmd1_bits = LE_R1_OWN;
  465. lp->rx_new = RX_NEXT(entry);
  466. return;
  467. }
  468. dev->stats.rx_bytes += len;
  469. skb_reserve(skb, 2); /* 16 byte align */
  470. skb_put(skb, len); /* make room */
  471. skb_copy_to_linear_data(skb,
  472. (unsigned char *)&(ib->rx_buf [entry][0]),
  473. len);
  474. skb->protocol = eth_type_trans(skb, dev);
  475. netif_rx(skb);
  476. dev->last_rx = jiffies;
  477. dev->stats.rx_packets++;
  478. }
  479. /* Return the packet to the pool */
  480. rd->mblength = 0;
  481. rd->rmd1_bits = LE_R1_OWN;
  482. entry = RX_NEXT(entry);
  483. }
  484. lp->rx_new = entry;
  485. }
  486. static void lance_tx_dvma(struct net_device *dev)
  487. {
  488. struct lance_private *lp = netdev_priv(dev);
  489. struct lance_init_block *ib = lp->init_block_mem;
  490. int i, j;
  491. spin_lock(&lp->lock);
  492. j = lp->tx_old;
  493. for (i = j; i != lp->tx_new; i = j) {
  494. struct lance_tx_desc *td = &ib->btx_ring [i];
  495. u8 bits = td->tmd1_bits;
  496. /* If we hit a packet not owned by us, stop */
  497. if (bits & LE_T1_OWN)
  498. break;
  499. if (bits & LE_T1_ERR) {
  500. u16 status = td->misc;
  501. dev->stats.tx_errors++;
  502. if (status & LE_T3_RTY) dev->stats.tx_aborted_errors++;
  503. if (status & LE_T3_LCOL) dev->stats.tx_window_errors++;
  504. if (status & LE_T3_CLOS) {
  505. dev->stats.tx_carrier_errors++;
  506. if (lp->auto_select) {
  507. lp->tpe = 1 - lp->tpe;
  508. printk(KERN_NOTICE "%s: Carrier Lost, trying %s\n",
  509. dev->name, lp->tpe?"TPE":"AUI");
  510. STOP_LANCE(lp);
  511. lp->init_ring(dev);
  512. load_csrs(lp);
  513. init_restart_lance(lp);
  514. goto out;
  515. }
  516. }
  517. /* Buffer errors and underflows turn off the
  518. * transmitter, restart the adapter.
  519. */
  520. if (status & (LE_T3_BUF|LE_T3_UFL)) {
  521. dev->stats.tx_fifo_errors++;
  522. printk(KERN_ERR "%s: Tx: ERR_BUF|ERR_UFL, restarting\n",
  523. dev->name);
  524. STOP_LANCE(lp);
  525. lp->init_ring(dev);
  526. load_csrs(lp);
  527. init_restart_lance(lp);
  528. goto out;
  529. }
  530. } else if ((bits & LE_T1_POK) == LE_T1_POK) {
  531. /*
  532. * So we don't count the packet more than once.
  533. */
  534. td->tmd1_bits = bits & ~(LE_T1_POK);
  535. /* One collision before packet was sent. */
  536. if (bits & LE_T1_EONE)
  537. dev->stats.collisions++;
  538. /* More than one collision, be optimistic. */
  539. if (bits & LE_T1_EMORE)
  540. dev->stats.collisions += 2;
  541. dev->stats.tx_packets++;
  542. }
  543. j = TX_NEXT(j);
  544. }
  545. lp->tx_old = j;
  546. out:
  547. if (netif_queue_stopped(dev) &&
  548. TX_BUFFS_AVAIL > 0)
  549. netif_wake_queue(dev);
  550. spin_unlock(&lp->lock);
  551. }
  552. static void lance_piocopy_to_skb(struct sk_buff *skb, void __iomem *piobuf, int len)
  553. {
  554. u16 *p16 = (u16 *) skb->data;
  555. u32 *p32;
  556. u8 *p8;
  557. void __iomem *pbuf = piobuf;
  558. /* We know here that both src and dest are on a 16bit boundary. */
  559. *p16++ = sbus_readw(pbuf);
  560. p32 = (u32 *) p16;
  561. pbuf += 2;
  562. len -= 2;
  563. while (len >= 4) {
  564. *p32++ = sbus_readl(pbuf);
  565. pbuf += 4;
  566. len -= 4;
  567. }
  568. p8 = (u8 *) p32;
  569. if (len >= 2) {
  570. p16 = (u16 *) p32;
  571. *p16++ = sbus_readw(pbuf);
  572. pbuf += 2;
  573. len -= 2;
  574. p8 = (u8 *) p16;
  575. }
  576. if (len >= 1)
  577. *p8 = sbus_readb(pbuf);
  578. }
  579. static void lance_rx_pio(struct net_device *dev)
  580. {
  581. struct lance_private *lp = netdev_priv(dev);
  582. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  583. struct lance_rx_desc __iomem *rd;
  584. unsigned char bits;
  585. int len, entry;
  586. struct sk_buff *skb;
  587. entry = lp->rx_new;
  588. for (rd = &ib->brx_ring [entry];
  589. !((bits = sbus_readb(&rd->rmd1_bits)) & LE_R1_OWN);
  590. rd = &ib->brx_ring [entry]) {
  591. /* We got an incomplete frame? */
  592. if ((bits & LE_R1_POK) != LE_R1_POK) {
  593. dev->stats.rx_over_errors++;
  594. dev->stats.rx_errors++;
  595. } else if (bits & LE_R1_ERR) {
  596. /* Count only the end frame as a rx error,
  597. * not the beginning
  598. */
  599. if (bits & LE_R1_BUF) dev->stats.rx_fifo_errors++;
  600. if (bits & LE_R1_CRC) dev->stats.rx_crc_errors++;
  601. if (bits & LE_R1_OFL) dev->stats.rx_over_errors++;
  602. if (bits & LE_R1_FRA) dev->stats.rx_frame_errors++;
  603. if (bits & LE_R1_EOP) dev->stats.rx_errors++;
  604. } else {
  605. len = (sbus_readw(&rd->mblength) & 0xfff) - 4;
  606. skb = dev_alloc_skb(len + 2);
  607. if (skb == NULL) {
  608. printk(KERN_INFO "%s: Memory squeeze, deferring packet.\n",
  609. dev->name);
  610. dev->stats.rx_dropped++;
  611. sbus_writew(0, &rd->mblength);
  612. sbus_writeb(LE_R1_OWN, &rd->rmd1_bits);
  613. lp->rx_new = RX_NEXT(entry);
  614. return;
  615. }
  616. dev->stats.rx_bytes += len;
  617. skb_reserve (skb, 2); /* 16 byte align */
  618. skb_put(skb, len); /* make room */
  619. lance_piocopy_to_skb(skb, &(ib->rx_buf[entry][0]), len);
  620. skb->protocol = eth_type_trans(skb, dev);
  621. netif_rx(skb);
  622. dev->last_rx = jiffies;
  623. dev->stats.rx_packets++;
  624. }
  625. /* Return the packet to the pool */
  626. sbus_writew(0, &rd->mblength);
  627. sbus_writeb(LE_R1_OWN, &rd->rmd1_bits);
  628. entry = RX_NEXT(entry);
  629. }
  630. lp->rx_new = entry;
  631. }
  632. static void lance_tx_pio(struct net_device *dev)
  633. {
  634. struct lance_private *lp = netdev_priv(dev);
  635. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  636. int i, j;
  637. spin_lock(&lp->lock);
  638. j = lp->tx_old;
  639. for (i = j; i != lp->tx_new; i = j) {
  640. struct lance_tx_desc __iomem *td = &ib->btx_ring [i];
  641. u8 bits = sbus_readb(&td->tmd1_bits);
  642. /* If we hit a packet not owned by us, stop */
  643. if (bits & LE_T1_OWN)
  644. break;
  645. if (bits & LE_T1_ERR) {
  646. u16 status = sbus_readw(&td->misc);
  647. dev->stats.tx_errors++;
  648. if (status & LE_T3_RTY) dev->stats.tx_aborted_errors++;
  649. if (status & LE_T3_LCOL) dev->stats.tx_window_errors++;
  650. if (status & LE_T3_CLOS) {
  651. dev->stats.tx_carrier_errors++;
  652. if (lp->auto_select) {
  653. lp->tpe = 1 - lp->tpe;
  654. printk(KERN_NOTICE "%s: Carrier Lost, trying %s\n",
  655. dev->name, lp->tpe?"TPE":"AUI");
  656. STOP_LANCE(lp);
  657. lp->init_ring(dev);
  658. load_csrs(lp);
  659. init_restart_lance(lp);
  660. goto out;
  661. }
  662. }
  663. /* Buffer errors and underflows turn off the
  664. * transmitter, restart the adapter.
  665. */
  666. if (status & (LE_T3_BUF|LE_T3_UFL)) {
  667. dev->stats.tx_fifo_errors++;
  668. printk(KERN_ERR "%s: Tx: ERR_BUF|ERR_UFL, restarting\n",
  669. dev->name);
  670. STOP_LANCE(lp);
  671. lp->init_ring(dev);
  672. load_csrs(lp);
  673. init_restart_lance(lp);
  674. goto out;
  675. }
  676. } else if ((bits & LE_T1_POK) == LE_T1_POK) {
  677. /*
  678. * So we don't count the packet more than once.
  679. */
  680. sbus_writeb(bits & ~(LE_T1_POK), &td->tmd1_bits);
  681. /* One collision before packet was sent. */
  682. if (bits & LE_T1_EONE)
  683. dev->stats.collisions++;
  684. /* More than one collision, be optimistic. */
  685. if (bits & LE_T1_EMORE)
  686. dev->stats.collisions += 2;
  687. dev->stats.tx_packets++;
  688. }
  689. j = TX_NEXT(j);
  690. }
  691. lp->tx_old = j;
  692. if (netif_queue_stopped(dev) &&
  693. TX_BUFFS_AVAIL > 0)
  694. netif_wake_queue(dev);
  695. out:
  696. spin_unlock(&lp->lock);
  697. }
  698. static irqreturn_t lance_interrupt(int irq, void *dev_id)
  699. {
  700. struct net_device *dev = dev_id;
  701. struct lance_private *lp = netdev_priv(dev);
  702. int csr0;
  703. sbus_writew(LE_CSR0, lp->lregs + RAP);
  704. csr0 = sbus_readw(lp->lregs + RDP);
  705. /* Acknowledge all the interrupt sources ASAP */
  706. sbus_writew(csr0 & (LE_C0_INTR | LE_C0_TINT | LE_C0_RINT),
  707. lp->lregs + RDP);
  708. if ((csr0 & LE_C0_ERR) != 0) {
  709. /* Clear the error condition */
  710. sbus_writew((LE_C0_BABL | LE_C0_ERR | LE_C0_MISS |
  711. LE_C0_CERR | LE_C0_MERR),
  712. lp->lregs + RDP);
  713. }
  714. if (csr0 & LE_C0_RINT)
  715. lp->rx(dev);
  716. if (csr0 & LE_C0_TINT)
  717. lp->tx(dev);
  718. if (csr0 & LE_C0_BABL)
  719. dev->stats.tx_errors++;
  720. if (csr0 & LE_C0_MISS)
  721. dev->stats.rx_errors++;
  722. if (csr0 & LE_C0_MERR) {
  723. if (lp->dregs) {
  724. u32 addr = sbus_readl(lp->dregs + DMA_ADDR);
  725. printk(KERN_ERR "%s: Memory error, status %04x, addr %06x\n",
  726. dev->name, csr0, addr & 0xffffff);
  727. } else {
  728. printk(KERN_ERR "%s: Memory error, status %04x\n",
  729. dev->name, csr0);
  730. }
  731. sbus_writew(LE_C0_STOP, lp->lregs + RDP);
  732. if (lp->dregs) {
  733. u32 dma_csr = sbus_readl(lp->dregs + DMA_CSR);
  734. dma_csr |= DMA_FIFO_INV;
  735. sbus_writel(dma_csr, lp->dregs + DMA_CSR);
  736. }
  737. lp->init_ring(dev);
  738. load_csrs(lp);
  739. init_restart_lance(lp);
  740. netif_wake_queue(dev);
  741. }
  742. sbus_writew(LE_C0_INEA, lp->lregs + RDP);
  743. return IRQ_HANDLED;
  744. }
  745. /* Build a fake network packet and send it to ourselves. */
  746. static void build_fake_packet(struct lance_private *lp)
  747. {
  748. struct net_device *dev = lp->dev;
  749. int i, entry;
  750. entry = lp->tx_new & TX_RING_MOD_MASK;
  751. if (lp->pio_buffer) {
  752. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  753. u16 __iomem *packet = (u16 __iomem *) &(ib->tx_buf[entry][0]);
  754. struct ethhdr __iomem *eth = (struct ethhdr __iomem *) packet;
  755. for (i = 0; i < (ETH_ZLEN / sizeof(u16)); i++)
  756. sbus_writew(0, &packet[i]);
  757. for (i = 0; i < 6; i++) {
  758. sbus_writeb(dev->dev_addr[i], &eth->h_dest[i]);
  759. sbus_writeb(dev->dev_addr[i], &eth->h_source[i]);
  760. }
  761. sbus_writew((-ETH_ZLEN) | 0xf000, &ib->btx_ring[entry].length);
  762. sbus_writew(0, &ib->btx_ring[entry].misc);
  763. sbus_writeb(LE_T1_POK|LE_T1_OWN, &ib->btx_ring[entry].tmd1_bits);
  764. } else {
  765. struct lance_init_block *ib = lp->init_block_mem;
  766. u16 *packet = (u16 *) &(ib->tx_buf[entry][0]);
  767. struct ethhdr *eth = (struct ethhdr *) packet;
  768. memset(packet, 0, ETH_ZLEN);
  769. for (i = 0; i < 6; i++) {
  770. eth->h_dest[i] = dev->dev_addr[i];
  771. eth->h_source[i] = dev->dev_addr[i];
  772. }
  773. ib->btx_ring[entry].length = (-ETH_ZLEN) | 0xf000;
  774. ib->btx_ring[entry].misc = 0;
  775. ib->btx_ring[entry].tmd1_bits = (LE_T1_POK|LE_T1_OWN);
  776. }
  777. lp->tx_new = TX_NEXT(entry);
  778. }
  779. static int lance_open(struct net_device *dev)
  780. {
  781. struct lance_private *lp = netdev_priv(dev);
  782. int status = 0;
  783. STOP_LANCE(lp);
  784. if (request_irq(dev->irq, &lance_interrupt, IRQF_SHARED,
  785. lancestr, (void *) dev)) {
  786. printk(KERN_ERR "Lance: Can't get irq %d\n", dev->irq);
  787. return -EAGAIN;
  788. }
  789. /* On the 4m, setup the ledma to provide the upper bits for buffers */
  790. if (lp->dregs) {
  791. u32 regval = lp->init_block_dvma & 0xff000000;
  792. sbus_writel(regval, lp->dregs + DMA_TEST);
  793. }
  794. /* Set mode and clear multicast filter only at device open,
  795. * so that lance_init_ring() called at any error will not
  796. * forget multicast filters.
  797. *
  798. * BTW it is common bug in all lance drivers! --ANK
  799. */
  800. if (lp->pio_buffer) {
  801. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  802. sbus_writew(0, &ib->mode);
  803. sbus_writel(0, &ib->filter[0]);
  804. sbus_writel(0, &ib->filter[1]);
  805. } else {
  806. struct lance_init_block *ib = lp->init_block_mem;
  807. ib->mode = 0;
  808. ib->filter [0] = 0;
  809. ib->filter [1] = 0;
  810. }
  811. lp->init_ring(dev);
  812. load_csrs(lp);
  813. netif_start_queue(dev);
  814. status = init_restart_lance(lp);
  815. if (!status && lp->auto_select) {
  816. build_fake_packet(lp);
  817. sbus_writew(LE_C0_INEA | LE_C0_TDMD, lp->lregs + RDP);
  818. }
  819. return status;
  820. }
  821. static int lance_close(struct net_device *dev)
  822. {
  823. struct lance_private *lp = netdev_priv(dev);
  824. netif_stop_queue(dev);
  825. del_timer_sync(&lp->multicast_timer);
  826. STOP_LANCE(lp);
  827. free_irq(dev->irq, (void *) dev);
  828. return 0;
  829. }
  830. static int lance_reset(struct net_device *dev)
  831. {
  832. struct lance_private *lp = netdev_priv(dev);
  833. int status;
  834. STOP_LANCE(lp);
  835. /* On the 4m, reset the dma too */
  836. if (lp->dregs) {
  837. u32 csr, addr;
  838. printk(KERN_ERR "resetting ledma\n");
  839. csr = sbus_readl(lp->dregs + DMA_CSR);
  840. sbus_writel(csr | DMA_RST_ENET, lp->dregs + DMA_CSR);
  841. udelay(200);
  842. sbus_writel(csr & ~DMA_RST_ENET, lp->dregs + DMA_CSR);
  843. addr = lp->init_block_dvma & 0xff000000;
  844. sbus_writel(addr, lp->dregs + DMA_TEST);
  845. }
  846. lp->init_ring(dev);
  847. load_csrs(lp);
  848. dev->trans_start = jiffies;
  849. status = init_restart_lance(lp);
  850. return status;
  851. }
  852. static void lance_piocopy_from_skb(void __iomem *dest, unsigned char *src, int len)
  853. {
  854. void __iomem *piobuf = dest;
  855. u32 *p32;
  856. u16 *p16;
  857. u8 *p8;
  858. switch ((unsigned long)src & 0x3) {
  859. case 0:
  860. p32 = (u32 *) src;
  861. while (len >= 4) {
  862. sbus_writel(*p32, piobuf);
  863. p32++;
  864. piobuf += 4;
  865. len -= 4;
  866. }
  867. src = (char *) p32;
  868. break;
  869. case 1:
  870. case 3:
  871. p8 = (u8 *) src;
  872. while (len >= 4) {
  873. u32 val;
  874. val = p8[0] << 24;
  875. val |= p8[1] << 16;
  876. val |= p8[2] << 8;
  877. val |= p8[3];
  878. sbus_writel(val, piobuf);
  879. p8 += 4;
  880. piobuf += 4;
  881. len -= 4;
  882. }
  883. src = (char *) p8;
  884. break;
  885. case 2:
  886. p16 = (u16 *) src;
  887. while (len >= 4) {
  888. u32 val = p16[0]<<16 | p16[1];
  889. sbus_writel(val, piobuf);
  890. p16 += 2;
  891. piobuf += 4;
  892. len -= 4;
  893. }
  894. src = (char *) p16;
  895. break;
  896. };
  897. if (len >= 2) {
  898. u16 val = src[0] << 8 | src[1];
  899. sbus_writew(val, piobuf);
  900. src += 2;
  901. piobuf += 2;
  902. len -= 2;
  903. }
  904. if (len >= 1)
  905. sbus_writeb(src[0], piobuf);
  906. }
  907. static void lance_piozero(void __iomem *dest, int len)
  908. {
  909. void __iomem *piobuf = dest;
  910. if ((unsigned long)piobuf & 1) {
  911. sbus_writeb(0, piobuf);
  912. piobuf += 1;
  913. len -= 1;
  914. if (len == 0)
  915. return;
  916. }
  917. if (len == 1) {
  918. sbus_writeb(0, piobuf);
  919. return;
  920. }
  921. if ((unsigned long)piobuf & 2) {
  922. sbus_writew(0, piobuf);
  923. piobuf += 2;
  924. len -= 2;
  925. if (len == 0)
  926. return;
  927. }
  928. while (len >= 4) {
  929. sbus_writel(0, piobuf);
  930. piobuf += 4;
  931. len -= 4;
  932. }
  933. if (len >= 2) {
  934. sbus_writew(0, piobuf);
  935. piobuf += 2;
  936. len -= 2;
  937. }
  938. if (len >= 1)
  939. sbus_writeb(0, piobuf);
  940. }
  941. static void lance_tx_timeout(struct net_device *dev)
  942. {
  943. struct lance_private *lp = netdev_priv(dev);
  944. printk(KERN_ERR "%s: transmit timed out, status %04x, reset\n",
  945. dev->name, sbus_readw(lp->lregs + RDP));
  946. lance_reset(dev);
  947. netif_wake_queue(dev);
  948. }
  949. static int lance_start_xmit(struct sk_buff *skb, struct net_device *dev)
  950. {
  951. struct lance_private *lp = netdev_priv(dev);
  952. int entry, skblen, len;
  953. skblen = skb->len;
  954. len = (skblen <= ETH_ZLEN) ? ETH_ZLEN : skblen;
  955. spin_lock_irq(&lp->lock);
  956. dev->stats.tx_bytes += len;
  957. entry = lp->tx_new & TX_RING_MOD_MASK;
  958. if (lp->pio_buffer) {
  959. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  960. sbus_writew((-len) | 0xf000, &ib->btx_ring[entry].length);
  961. sbus_writew(0, &ib->btx_ring[entry].misc);
  962. lance_piocopy_from_skb(&ib->tx_buf[entry][0], skb->data, skblen);
  963. if (len != skblen)
  964. lance_piozero(&ib->tx_buf[entry][skblen], len - skblen);
  965. sbus_writeb(LE_T1_POK | LE_T1_OWN, &ib->btx_ring[entry].tmd1_bits);
  966. } else {
  967. struct lance_init_block *ib = lp->init_block_mem;
  968. ib->btx_ring [entry].length = (-len) | 0xf000;
  969. ib->btx_ring [entry].misc = 0;
  970. skb_copy_from_linear_data(skb, &ib->tx_buf [entry][0], skblen);
  971. if (len != skblen)
  972. memset((char *) &ib->tx_buf [entry][skblen], 0, len - skblen);
  973. ib->btx_ring [entry].tmd1_bits = (LE_T1_POK | LE_T1_OWN);
  974. }
  975. lp->tx_new = TX_NEXT(entry);
  976. if (TX_BUFFS_AVAIL <= 0)
  977. netif_stop_queue(dev);
  978. /* Kick the lance: transmit now */
  979. sbus_writew(LE_C0_INEA | LE_C0_TDMD, lp->lregs + RDP);
  980. /* Read back CSR to invalidate the E-Cache.
  981. * This is needed, because DMA_DSBL_WR_INV is set.
  982. */
  983. if (lp->dregs)
  984. sbus_readw(lp->lregs + RDP);
  985. spin_unlock_irq(&lp->lock);
  986. dev->trans_start = jiffies;
  987. dev_kfree_skb(skb);
  988. return 0;
  989. }
  990. /* taken from the depca driver */
  991. static void lance_load_multicast(struct net_device *dev)
  992. {
  993. struct lance_private *lp = netdev_priv(dev);
  994. struct dev_mc_list *dmi = dev->mc_list;
  995. char *addrs;
  996. int i;
  997. u32 crc;
  998. u32 val;
  999. /* set all multicast bits */
  1000. if (dev->flags & IFF_ALLMULTI)
  1001. val = ~0;
  1002. else
  1003. val = 0;
  1004. if (lp->pio_buffer) {
  1005. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  1006. sbus_writel(val, &ib->filter[0]);
  1007. sbus_writel(val, &ib->filter[1]);
  1008. } else {
  1009. struct lance_init_block *ib = lp->init_block_mem;
  1010. ib->filter [0] = val;
  1011. ib->filter [1] = val;
  1012. }
  1013. if (dev->flags & IFF_ALLMULTI)
  1014. return;
  1015. /* Add addresses */
  1016. for (i = 0; i < dev->mc_count; i++) {
  1017. addrs = dmi->dmi_addr;
  1018. dmi = dmi->next;
  1019. /* multicast address? */
  1020. if (!(*addrs & 1))
  1021. continue;
  1022. crc = ether_crc_le(6, addrs);
  1023. crc = crc >> 26;
  1024. if (lp->pio_buffer) {
  1025. struct lance_init_block __iomem *ib = lp->init_block_iomem;
  1026. u16 __iomem *mcast_table = (u16 __iomem *) &ib->filter;
  1027. u16 tmp = sbus_readw(&mcast_table[crc>>4]);
  1028. tmp |= 1 << (crc & 0xf);
  1029. sbus_writew(tmp, &mcast_table[crc>>4]);
  1030. } else {
  1031. struct lance_init_block *ib = lp->init_block_mem;
  1032. u16 *mcast_table = (u16 *) &ib->filter;
  1033. mcast_table [crc >> 4] |= 1 << (crc & 0xf);
  1034. }
  1035. }
  1036. }
  1037. static void lance_set_multicast(struct net_device *dev)
  1038. {
  1039. struct lance_private *lp = netdev_priv(dev);
  1040. struct lance_init_block *ib_mem = lp->init_block_mem;
  1041. struct lance_init_block __iomem *ib_iomem = lp->init_block_iomem;
  1042. u16 mode;
  1043. if (!netif_running(dev))
  1044. return;
  1045. if (lp->tx_old != lp->tx_new) {
  1046. mod_timer(&lp->multicast_timer, jiffies + 4);
  1047. netif_wake_queue(dev);
  1048. return;
  1049. }
  1050. netif_stop_queue(dev);
  1051. STOP_LANCE(lp);
  1052. lp->init_ring(dev);
  1053. if (lp->pio_buffer)
  1054. mode = sbus_readw(&ib_iomem->mode);
  1055. else
  1056. mode = ib_mem->mode;
  1057. if (dev->flags & IFF_PROMISC) {
  1058. mode |= LE_MO_PROM;
  1059. if (lp->pio_buffer)
  1060. sbus_writew(mode, &ib_iomem->mode);
  1061. else
  1062. ib_mem->mode = mode;
  1063. } else {
  1064. mode &= ~LE_MO_PROM;
  1065. if (lp->pio_buffer)
  1066. sbus_writew(mode, &ib_iomem->mode);
  1067. else
  1068. ib_mem->mode = mode;
  1069. lance_load_multicast(dev);
  1070. }
  1071. load_csrs(lp);
  1072. init_restart_lance(lp);
  1073. netif_wake_queue(dev);
  1074. }
  1075. static void lance_set_multicast_retry(unsigned long _opaque)
  1076. {
  1077. struct net_device *dev = (struct net_device *) _opaque;
  1078. lance_set_multicast(dev);
  1079. }
  1080. static void lance_free_hwresources(struct lance_private *lp)
  1081. {
  1082. if (lp->lregs)
  1083. of_iounmap(&lp->op->resource[0], lp->lregs, LANCE_REG_SIZE);
  1084. if (lp->dregs) {
  1085. struct of_device *ledma = lp->ledma;
  1086. of_iounmap(&ledma->resource[0], lp->dregs,
  1087. resource_size(&ledma->resource[0]));
  1088. }
  1089. if (lp->init_block_iomem) {
  1090. of_iounmap(&lp->lebuffer->resource[0], lp->init_block_iomem,
  1091. sizeof(struct lance_init_block));
  1092. } else if (lp->init_block_mem) {
  1093. dma_free_coherent(&lp->op->dev,
  1094. sizeof(struct lance_init_block),
  1095. lp->init_block_mem,
  1096. lp->init_block_dvma);
  1097. }
  1098. }
  1099. /* Ethtool support... */
  1100. static void sparc_lance_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
  1101. {
  1102. strcpy(info->driver, "sunlance");
  1103. strcpy(info->version, "2.02");
  1104. }
  1105. static u32 sparc_lance_get_link(struct net_device *dev)
  1106. {
  1107. /* We really do not keep track of this, but this
  1108. * is better than not reporting anything at all.
  1109. */
  1110. return 1;
  1111. }
  1112. static const struct ethtool_ops sparc_lance_ethtool_ops = {
  1113. .get_drvinfo = sparc_lance_get_drvinfo,
  1114. .get_link = sparc_lance_get_link,
  1115. };
  1116. static int __devinit sparc_lance_probe_one(struct of_device *op,
  1117. struct of_device *ledma,
  1118. struct of_device *lebuffer)
  1119. {
  1120. struct device_node *dp = op->node;
  1121. static unsigned version_printed;
  1122. struct lance_private *lp;
  1123. struct net_device *dev;
  1124. DECLARE_MAC_BUF(mac);
  1125. int i;
  1126. dev = alloc_etherdev(sizeof(struct lance_private) + 8);
  1127. if (!dev)
  1128. return -ENOMEM;
  1129. lp = netdev_priv(dev);
  1130. if (sparc_lance_debug && version_printed++ == 0)
  1131. printk (KERN_INFO "%s", version);
  1132. spin_lock_init(&lp->lock);
  1133. /* Copy the IDPROM ethernet address to the device structure, later we
  1134. * will copy the address in the device structure to the lance
  1135. * initialization block.
  1136. */
  1137. for (i = 0; i < 6; i++)
  1138. dev->dev_addr[i] = idprom->id_ethaddr[i];
  1139. /* Get the IO region */
  1140. lp->lregs = of_ioremap(&op->resource[0], 0,
  1141. LANCE_REG_SIZE, lancestr);
  1142. if (!lp->lregs) {
  1143. printk(KERN_ERR "SunLance: Cannot map registers.\n");
  1144. goto fail;
  1145. }
  1146. lp->ledma = ledma;
  1147. if (lp->ledma) {
  1148. lp->dregs = of_ioremap(&ledma->resource[0], 0,
  1149. resource_size(&ledma->resource[0]),
  1150. "ledma");
  1151. if (!lp->dregs) {
  1152. printk(KERN_ERR "SunLance: Cannot map "
  1153. "ledma registers.\n");
  1154. goto fail;
  1155. }
  1156. }
  1157. lp->op = op;
  1158. lp->lebuffer = lebuffer;
  1159. if (lebuffer) {
  1160. /* sanity check */
  1161. if (lebuffer->resource[0].start & 7) {
  1162. printk(KERN_ERR "SunLance: ERROR: Rx and Tx rings not on even boundary.\n");
  1163. goto fail;
  1164. }
  1165. lp->init_block_iomem =
  1166. of_ioremap(&lebuffer->resource[0], 0,
  1167. sizeof(struct lance_init_block), "lebuffer");
  1168. if (!lp->init_block_iomem) {
  1169. printk(KERN_ERR "SunLance: Cannot map PIO buffer.\n");
  1170. goto fail;
  1171. }
  1172. lp->init_block_dvma = 0;
  1173. lp->pio_buffer = 1;
  1174. lp->init_ring = lance_init_ring_pio;
  1175. lp->rx = lance_rx_pio;
  1176. lp->tx = lance_tx_pio;
  1177. } else {
  1178. lp->init_block_mem =
  1179. dma_alloc_coherent(&op->dev,
  1180. sizeof(struct lance_init_block),
  1181. &lp->init_block_dvma, GFP_ATOMIC);
  1182. if (!lp->init_block_mem) {
  1183. printk(KERN_ERR "SunLance: Cannot allocate consistent DMA memory.\n");
  1184. goto fail;
  1185. }
  1186. lp->pio_buffer = 0;
  1187. lp->init_ring = lance_init_ring_dvma;
  1188. lp->rx = lance_rx_dvma;
  1189. lp->tx = lance_tx_dvma;
  1190. }
  1191. lp->busmaster_regval = of_getintprop_default(dp, "busmaster-regval",
  1192. (LE_C3_BSWP |
  1193. LE_C3_ACON |
  1194. LE_C3_BCON));
  1195. lp->name = lancestr;
  1196. lp->burst_sizes = 0;
  1197. if (lp->ledma) {
  1198. struct device_node *ledma_dp = ledma->node;
  1199. struct device_node *sbus_dp;
  1200. unsigned int sbmask;
  1201. const char *prop;
  1202. u32 csr;
  1203. /* Find burst-size property for ledma */
  1204. lp->burst_sizes = of_getintprop_default(ledma_dp,
  1205. "burst-sizes", 0);
  1206. /* ledma may be capable of fast bursts, but sbus may not. */
  1207. sbus_dp = ledma_dp->parent;
  1208. sbmask = of_getintprop_default(sbus_dp, "burst-sizes",
  1209. DMA_BURSTBITS);
  1210. lp->burst_sizes &= sbmask;
  1211. /* Get the cable-selection property */
  1212. prop = of_get_property(ledma_dp, "cable-selection", NULL);
  1213. if (!prop || prop[0] == '\0') {
  1214. struct device_node *nd;
  1215. printk(KERN_INFO "SunLance: using "
  1216. "auto-carrier-detection.\n");
  1217. nd = of_find_node_by_path("/options");
  1218. if (!nd)
  1219. goto no_link_test;
  1220. prop = of_get_property(nd, "tpe-link-test?", NULL);
  1221. if (!prop)
  1222. goto no_link_test;
  1223. if (strcmp(prop, "true")) {
  1224. printk(KERN_NOTICE "SunLance: warning: overriding option "
  1225. "'tpe-link-test?'\n");
  1226. printk(KERN_NOTICE "SunLance: warning: mail any problems "
  1227. "to ecd@skynet.be\n");
  1228. auxio_set_lte(AUXIO_LTE_ON);
  1229. }
  1230. no_link_test:
  1231. lp->auto_select = 1;
  1232. lp->tpe = 0;
  1233. } else if (!strcmp(prop, "aui")) {
  1234. lp->auto_select = 0;
  1235. lp->tpe = 0;
  1236. } else {
  1237. lp->auto_select = 0;
  1238. lp->tpe = 1;
  1239. }
  1240. /* Reset ledma */
  1241. csr = sbus_readl(lp->dregs + DMA_CSR);
  1242. sbus_writel(csr | DMA_RST_ENET, lp->dregs + DMA_CSR);
  1243. udelay(200);
  1244. sbus_writel(csr & ~DMA_RST_ENET, lp->dregs + DMA_CSR);
  1245. } else
  1246. lp->dregs = NULL;
  1247. lp->dev = dev;
  1248. SET_NETDEV_DEV(dev, &op->dev);
  1249. dev->open = &lance_open;
  1250. dev->stop = &lance_close;
  1251. dev->hard_start_xmit = &lance_start_xmit;
  1252. dev->tx_timeout = &lance_tx_timeout;
  1253. dev->watchdog_timeo = 5*HZ;
  1254. dev->set_multicast_list = &lance_set_multicast;
  1255. dev->ethtool_ops = &sparc_lance_ethtool_ops;
  1256. dev->irq = op->irqs[0];
  1257. /* We cannot sleep if the chip is busy during a
  1258. * multicast list update event, because such events
  1259. * can occur from interrupts (ex. IPv6). So we
  1260. * use a timer to try again later when necessary. -DaveM
  1261. */
  1262. init_timer(&lp->multicast_timer);
  1263. lp->multicast_timer.data = (unsigned long) dev;
  1264. lp->multicast_timer.function = &lance_set_multicast_retry;
  1265. if (register_netdev(dev)) {
  1266. printk(KERN_ERR "SunLance: Cannot register device.\n");
  1267. goto fail;
  1268. }
  1269. dev_set_drvdata(&op->dev, lp);
  1270. printk(KERN_INFO "%s: LANCE %s\n",
  1271. dev->name, print_mac(mac, dev->dev_addr));
  1272. return 0;
  1273. fail:
  1274. lance_free_hwresources(lp);
  1275. free_netdev(dev);
  1276. return -ENODEV;
  1277. }
  1278. static int __devinit sunlance_sbus_probe(struct of_device *op, const struct of_device_id *match)
  1279. {
  1280. struct of_device *parent = to_of_device(op->dev.parent);
  1281. struct device_node *parent_dp = parent->node;
  1282. int err;
  1283. if (!strcmp(parent_dp->name, "ledma")) {
  1284. err = sparc_lance_probe_one(op, parent, NULL);
  1285. } else if (!strcmp(parent_dp->name, "lebuffer")) {
  1286. err = sparc_lance_probe_one(op, NULL, parent);
  1287. } else
  1288. err = sparc_lance_probe_one(op, NULL, NULL);
  1289. return err;
  1290. }
  1291. static int __devexit sunlance_sbus_remove(struct of_device *op)
  1292. {
  1293. struct lance_private *lp = dev_get_drvdata(&op->dev);
  1294. struct net_device *net_dev = lp->dev;
  1295. unregister_netdev(net_dev);
  1296. lance_free_hwresources(lp);
  1297. free_netdev(net_dev);
  1298. dev_set_drvdata(&op->dev, NULL);
  1299. return 0;
  1300. }
  1301. static const struct of_device_id sunlance_sbus_match[] = {
  1302. {
  1303. .name = "le",
  1304. },
  1305. {},
  1306. };
  1307. MODULE_DEVICE_TABLE(of, sunlance_sbus_match);
  1308. static struct of_platform_driver sunlance_sbus_driver = {
  1309. .name = "sunlance",
  1310. .match_table = sunlance_sbus_match,
  1311. .probe = sunlance_sbus_probe,
  1312. .remove = __devexit_p(sunlance_sbus_remove),
  1313. };
  1314. /* Find all the lance cards on the system and initialize them */
  1315. static int __init sparc_lance_init(void)
  1316. {
  1317. return of_register_driver(&sunlance_sbus_driver, &of_bus_type);
  1318. }
  1319. static void __exit sparc_lance_exit(void)
  1320. {
  1321. of_unregister_driver(&sunlance_sbus_driver);
  1322. }
  1323. module_init(sparc_lance_init);
  1324. module_exit(sparc_lance_exit);