smemc.c 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * Static Memory Controller
  3. */
  4. #include <linux/module.h>
  5. #include <linux/kernel.h>
  6. #include <linux/init.h>
  7. #include <linux/io.h>
  8. #include <linux/sysdev.h>
  9. #define SMEMC_PHYS_BASE (0x4A000000)
  10. #define SMEMC_PHYS_SIZE (0x90)
  11. #define MSC0 (0x08) /* Static Memory Controller Register 0 */
  12. #define MSC1 (0x0C) /* Static Memory Controller Register 1 */
  13. #define SXCNFG (0x1C) /* Synchronous Static Memory Control Register */
  14. #define MEMCLKCFG (0x68) /* Clock Configuration */
  15. #define CSADRCFG0 (0x80) /* Address Configuration Register for CS0 */
  16. #define CSADRCFG1 (0x84) /* Address Configuration Register for CS1 */
  17. #define CSADRCFG2 (0x88) /* Address Configuration Register for CS2 */
  18. #define CSADRCFG3 (0x8C) /* Address Configuration Register for CS3 */
  19. #ifdef CONFIG_PM
  20. static void __iomem *smemc_mmio_base;
  21. static unsigned long msc[2];
  22. static unsigned long sxcnfg, memclkcfg;
  23. static unsigned long csadrcfg[4];
  24. static int pxa3xx_smemc_suspend(struct sys_device *dev, pm_message_t state)
  25. {
  26. msc[0] = __raw_readl(smemc_mmio_base + MSC0);
  27. msc[1] = __raw_readl(smemc_mmio_base + MSC1);
  28. sxcnfg = __raw_readl(smemc_mmio_base + SXCNFG);
  29. memclkcfg = __raw_readl(smemc_mmio_base + MEMCLKCFG);
  30. csadrcfg[0] = __raw_readl(smemc_mmio_base + CSADRCFG0);
  31. csadrcfg[1] = __raw_readl(smemc_mmio_base + CSADRCFG1);
  32. csadrcfg[2] = __raw_readl(smemc_mmio_base + CSADRCFG2);
  33. csadrcfg[3] = __raw_readl(smemc_mmio_base + CSADRCFG3);
  34. return 0;
  35. }
  36. static int pxa3xx_smemc_resume(struct sys_device *dev)
  37. {
  38. __raw_writel(msc[0], smemc_mmio_base + MSC0);
  39. __raw_writel(msc[1], smemc_mmio_base + MSC1);
  40. __raw_writel(sxcnfg, smemc_mmio_base + SXCNFG);
  41. __raw_writel(memclkcfg, smemc_mmio_base + MEMCLKCFG);
  42. __raw_writel(csadrcfg[0], smemc_mmio_base + CSADRCFG0);
  43. __raw_writel(csadrcfg[1], smemc_mmio_base + CSADRCFG1);
  44. __raw_writel(csadrcfg[2], smemc_mmio_base + CSADRCFG2);
  45. __raw_writel(csadrcfg[3], smemc_mmio_base + CSADRCFG3);
  46. return 0;
  47. }
  48. static struct sysdev_class smemc_sysclass = {
  49. .name = "smemc",
  50. .suspend = pxa3xx_smemc_suspend,
  51. .resume = pxa3xx_smemc_resume,
  52. };
  53. static struct sys_device smemc_sysdev = {
  54. .id = 0,
  55. .cls = &smemc_sysclass,
  56. };
  57. static int __init smemc_init(void)
  58. {
  59. int ret = 0;
  60. if (cpu_is_pxa3xx()) {
  61. smemc_mmio_base = ioremap(SMEMC_PHYS_BASE, SMEMC_PHYS_SIZE);
  62. if (smemc_mmio_base == NULL)
  63. return -ENODEV;
  64. ret = sysdev_class_register(&smemc_sysclass);
  65. if (ret)
  66. return ret;
  67. ret = sysdev_register(&smemc_sysdev);
  68. }
  69. return ret;
  70. }
  71. subsys_initcall(smemc_init);
  72. #endif