iwl-pci.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2007 - 2011 Intel Corporation. All rights reserved.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of version 2 of the GNU General Public License as
  12. * published by the Free Software Foundation.
  13. *
  14. * This program is distributed in the hope that it will be useful, but
  15. * WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  17. * General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  22. * USA
  23. *
  24. * The full GNU General Public License is included in this distribution
  25. * in the file called LICENSE.GPL.
  26. *
  27. * Contact Information:
  28. * Intel Linux Wireless <ilw@linux.intel.com>
  29. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  30. *
  31. * BSD LICENSE
  32. *
  33. * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
  34. * All rights reserved.
  35. *
  36. * Redistribution and use in source and binary forms, with or without
  37. * modification, are permitted provided that the following conditions
  38. * are met:
  39. *
  40. * * Redistributions of source code must retain the above copyright
  41. * notice, this list of conditions and the following disclaimer.
  42. * * Redistributions in binary form must reproduce the above copyright
  43. * notice, this list of conditions and the following disclaimer in
  44. * the documentation and/or other materials provided with the
  45. * distribution.
  46. * * Neither the name Intel Corporation nor the names of its
  47. * contributors may be used to endorse or promote products derived
  48. * from this software without specific prior written permission.
  49. *
  50. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  51. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  52. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  53. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  54. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  55. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  56. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  57. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  58. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  59. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  60. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  61. *
  62. *****************************************************************************/
  63. #include <linux/pci.h>
  64. #include <linux/pci-aspm.h>
  65. #include "iwl-pci.h"
  66. #include "iwl-agn.h"
  67. #include "iwl-core.h"
  68. #include "iwl-io.h"
  69. #include "iwl-trans.h"
  70. /* PCI registers */
  71. #define PCI_CFG_RETRY_TIMEOUT 0x041
  72. #define PCI_CFG_LINK_CTRL_VAL_L0S_EN 0x01
  73. #define PCI_CFG_LINK_CTRL_VAL_L1_EN 0x02
  74. struct iwl_pci_bus {
  75. /* basic pci-network driver stuff */
  76. struct pci_dev *pci_dev;
  77. /* pci hardware address support */
  78. void __iomem *hw_base;
  79. };
  80. #define IWL_BUS_GET_PCI_BUS(_iwl_bus) \
  81. ((struct iwl_pci_bus *) ((_iwl_bus)->bus_specific))
  82. #define IWL_BUS_GET_PCI_DEV(_iwl_bus) \
  83. ((IWL_BUS_GET_PCI_BUS(_iwl_bus))->pci_dev)
  84. static u16 iwl_pciexp_link_ctrl(struct iwl_bus *bus)
  85. {
  86. int pos;
  87. u16 pci_lnk_ctl;
  88. struct pci_dev *pci_dev = IWL_BUS_GET_PCI_DEV(bus);
  89. pos = pci_pcie_cap(pci_dev);
  90. pci_read_config_word(pci_dev, pos + PCI_EXP_LNKCTL, &pci_lnk_ctl);
  91. return pci_lnk_ctl;
  92. }
  93. static bool iwl_pci_is_pm_supported(struct iwl_bus *bus)
  94. {
  95. u16 lctl = iwl_pciexp_link_ctrl(bus);
  96. return !(lctl & PCI_CFG_LINK_CTRL_VAL_L0S_EN);
  97. }
  98. static void iwl_pci_apm_config(struct iwl_bus *bus)
  99. {
  100. /*
  101. * HW bug W/A for instability in PCIe bus L0S->L1 transition.
  102. * Check if BIOS (or OS) enabled L1-ASPM on this device.
  103. * If so (likely), disable L0S, so device moves directly L0->L1;
  104. * costs negligible amount of power savings.
  105. * If not (unlikely), enable L0S, so there is at least some
  106. * power savings, even without L1.
  107. */
  108. u16 lctl = iwl_pciexp_link_ctrl(bus);
  109. if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
  110. PCI_CFG_LINK_CTRL_VAL_L1_EN) {
  111. /* L1-ASPM enabled; disable(!) L0S */
  112. iwl_set_bit(bus->priv, CSR_GIO_REG,
  113. CSR_GIO_REG_VAL_L0S_ENABLED);
  114. IWL_DEBUG_POWER(bus->priv, "L1 Enabled; Disabling L0S\n");
  115. } else {
  116. /* L1-ASPM disabled; enable(!) L0S */
  117. iwl_clear_bit(bus->priv, CSR_GIO_REG,
  118. CSR_GIO_REG_VAL_L0S_ENABLED);
  119. IWL_DEBUG_POWER(bus->priv, "L1 Disabled; Enabling L0S\n");
  120. }
  121. }
  122. static void iwl_pci_set_drv_data(struct iwl_bus *bus, void *drv_priv)
  123. {
  124. pci_set_drvdata(IWL_BUS_GET_PCI_DEV(bus), drv_priv);
  125. }
  126. static struct device *iwl_pci_get_dev(const struct iwl_bus *bus)
  127. {
  128. return &(IWL_BUS_GET_PCI_DEV(bus)->dev);
  129. }
  130. static unsigned int iwl_pci_get_irq(const struct iwl_bus *bus)
  131. {
  132. return IWL_BUS_GET_PCI_DEV(bus)->irq;
  133. }
  134. static void iwl_pci_get_hw_id(struct iwl_bus *bus, char buf[],
  135. int buf_len)
  136. {
  137. struct pci_dev *pci_dev = IWL_BUS_GET_PCI_DEV(bus);
  138. snprintf(buf, buf_len, "PCI ID: 0x%04X:0x%04X", pci_dev->device,
  139. pci_dev->subsystem_device);
  140. }
  141. static void iwl_pci_write8(struct iwl_bus *bus, u32 ofs, u8 val)
  142. {
  143. iowrite8(val, IWL_BUS_GET_PCI_BUS(bus)->hw_base + ofs);
  144. }
  145. static void iwl_pci_write32(struct iwl_bus *bus, u32 ofs, u32 val)
  146. {
  147. iowrite32(val, IWL_BUS_GET_PCI_BUS(bus)->hw_base + ofs);
  148. }
  149. static u32 iwl_pci_read32(struct iwl_bus *bus, u32 ofs)
  150. {
  151. u32 val = ioread32(IWL_BUS_GET_PCI_BUS(bus)->hw_base + ofs);
  152. return val;
  153. }
  154. static struct iwl_bus_ops pci_ops = {
  155. .get_pm_support = iwl_pci_is_pm_supported,
  156. .apm_config = iwl_pci_apm_config,
  157. .set_drv_data = iwl_pci_set_drv_data,
  158. .get_dev = iwl_pci_get_dev,
  159. .get_irq = iwl_pci_get_irq,
  160. .get_hw_id = iwl_pci_get_hw_id,
  161. .write8 = iwl_pci_write8,
  162. .write32 = iwl_pci_write32,
  163. .read32 = iwl_pci_read32,
  164. };
  165. #define IWL_PCI_DEVICE(dev, subdev, cfg) \
  166. .vendor = PCI_VENDOR_ID_INTEL, .device = (dev), \
  167. .subvendor = PCI_ANY_ID, .subdevice = (subdev), \
  168. .driver_data = (kernel_ulong_t)&(cfg)
  169. /* Hardware specific file defines the PCI IDs table for that hardware module */
  170. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  171. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  172. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  173. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  174. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  175. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  176. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  177. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  178. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  179. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  180. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  181. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  182. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  183. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  184. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  185. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  186. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  187. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  188. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  189. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  190. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  191. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  192. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  193. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  194. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  195. /* 5300 Series WiFi */
  196. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  197. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  198. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  199. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  200. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  201. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  202. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  203. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  204. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  205. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  206. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  207. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  208. /* 5350 Series WiFi/WiMax */
  209. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  210. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  211. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  212. /* 5150 Series Wifi/WiMax */
  213. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  214. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  215. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  216. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  217. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  218. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  219. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  220. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  221. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  222. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  223. /* 6x00 Series */
  224. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  225. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  226. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  227. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  228. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  229. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  230. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  231. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  232. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  233. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  234. /* 6x05 Series */
  235. {IWL_PCI_DEVICE(0x0082, 0x1301, iwl6005_2agn_cfg)},
  236. {IWL_PCI_DEVICE(0x0082, 0x1306, iwl6005_2abg_cfg)},
  237. {IWL_PCI_DEVICE(0x0082, 0x1307, iwl6005_2bg_cfg)},
  238. {IWL_PCI_DEVICE(0x0082, 0x1321, iwl6005_2agn_cfg)},
  239. {IWL_PCI_DEVICE(0x0082, 0x1326, iwl6005_2abg_cfg)},
  240. {IWL_PCI_DEVICE(0x0085, 0x1311, iwl6005_2agn_cfg)},
  241. {IWL_PCI_DEVICE(0x0085, 0x1316, iwl6005_2abg_cfg)},
  242. /* 6x30 Series */
  243. {IWL_PCI_DEVICE(0x008A, 0x5305, iwl1030_bgn_cfg)},
  244. {IWL_PCI_DEVICE(0x008A, 0x5307, iwl1030_bg_cfg)},
  245. {IWL_PCI_DEVICE(0x008A, 0x5325, iwl1030_bgn_cfg)},
  246. {IWL_PCI_DEVICE(0x008A, 0x5327, iwl1030_bg_cfg)},
  247. {IWL_PCI_DEVICE(0x008B, 0x5315, iwl1030_bgn_cfg)},
  248. {IWL_PCI_DEVICE(0x008B, 0x5317, iwl1030_bg_cfg)},
  249. {IWL_PCI_DEVICE(0x0090, 0x5211, iwl6030_2agn_cfg)},
  250. {IWL_PCI_DEVICE(0x0090, 0x5215, iwl6030_2bgn_cfg)},
  251. {IWL_PCI_DEVICE(0x0090, 0x5216, iwl6030_2abg_cfg)},
  252. {IWL_PCI_DEVICE(0x0091, 0x5201, iwl6030_2agn_cfg)},
  253. {IWL_PCI_DEVICE(0x0091, 0x5205, iwl6030_2bgn_cfg)},
  254. {IWL_PCI_DEVICE(0x0091, 0x5206, iwl6030_2abg_cfg)},
  255. {IWL_PCI_DEVICE(0x0091, 0x5207, iwl6030_2bg_cfg)},
  256. {IWL_PCI_DEVICE(0x0091, 0x5221, iwl6030_2agn_cfg)},
  257. {IWL_PCI_DEVICE(0x0091, 0x5225, iwl6030_2bgn_cfg)},
  258. {IWL_PCI_DEVICE(0x0091, 0x5226, iwl6030_2abg_cfg)},
  259. /* 6x50 WiFi/WiMax Series */
  260. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  261. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  262. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  263. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  264. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  265. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  266. /* 6150 WiFi/WiMax Series */
  267. {IWL_PCI_DEVICE(0x0885, 0x1305, iwl6150_bgn_cfg)},
  268. {IWL_PCI_DEVICE(0x0885, 0x1307, iwl6150_bg_cfg)},
  269. {IWL_PCI_DEVICE(0x0885, 0x1325, iwl6150_bgn_cfg)},
  270. {IWL_PCI_DEVICE(0x0885, 0x1327, iwl6150_bg_cfg)},
  271. {IWL_PCI_DEVICE(0x0886, 0x1315, iwl6150_bgn_cfg)},
  272. {IWL_PCI_DEVICE(0x0886, 0x1317, iwl6150_bg_cfg)},
  273. /* 1000 Series WiFi */
  274. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  275. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  276. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  277. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  278. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  279. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  280. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  281. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  282. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  283. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  284. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  285. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  286. /* 100 Series WiFi */
  287. {IWL_PCI_DEVICE(0x08AE, 0x1005, iwl100_bgn_cfg)},
  288. {IWL_PCI_DEVICE(0x08AE, 0x1007, iwl100_bg_cfg)},
  289. {IWL_PCI_DEVICE(0x08AF, 0x1015, iwl100_bgn_cfg)},
  290. {IWL_PCI_DEVICE(0x08AF, 0x1017, iwl100_bg_cfg)},
  291. {IWL_PCI_DEVICE(0x08AE, 0x1025, iwl100_bgn_cfg)},
  292. {IWL_PCI_DEVICE(0x08AE, 0x1027, iwl100_bg_cfg)},
  293. /* 130 Series WiFi */
  294. {IWL_PCI_DEVICE(0x0896, 0x5005, iwl130_bgn_cfg)},
  295. {IWL_PCI_DEVICE(0x0896, 0x5007, iwl130_bg_cfg)},
  296. {IWL_PCI_DEVICE(0x0897, 0x5015, iwl130_bgn_cfg)},
  297. {IWL_PCI_DEVICE(0x0897, 0x5017, iwl130_bg_cfg)},
  298. {IWL_PCI_DEVICE(0x0896, 0x5025, iwl130_bgn_cfg)},
  299. {IWL_PCI_DEVICE(0x0896, 0x5027, iwl130_bg_cfg)},
  300. /* 2x00 Series */
  301. {IWL_PCI_DEVICE(0x0890, 0x4022, iwl2000_2bgn_cfg)},
  302. {IWL_PCI_DEVICE(0x0891, 0x4222, iwl2000_2bgn_cfg)},
  303. {IWL_PCI_DEVICE(0x0890, 0x4422, iwl2000_2bgn_cfg)},
  304. {IWL_PCI_DEVICE(0x0890, 0x4026, iwl2000_2bg_cfg)},
  305. {IWL_PCI_DEVICE(0x0891, 0x4226, iwl2000_2bg_cfg)},
  306. {IWL_PCI_DEVICE(0x0890, 0x4426, iwl2000_2bg_cfg)},
  307. /* 2x30 Series */
  308. {IWL_PCI_DEVICE(0x0887, 0x4062, iwl2030_2bgn_cfg)},
  309. {IWL_PCI_DEVICE(0x0888, 0x4262, iwl2030_2bgn_cfg)},
  310. {IWL_PCI_DEVICE(0x0887, 0x4462, iwl2030_2bgn_cfg)},
  311. {IWL_PCI_DEVICE(0x0887, 0x4066, iwl2030_2bg_cfg)},
  312. {IWL_PCI_DEVICE(0x0888, 0x4266, iwl2030_2bg_cfg)},
  313. {IWL_PCI_DEVICE(0x0887, 0x4466, iwl2030_2bg_cfg)},
  314. /* 6x35 Series */
  315. {IWL_PCI_DEVICE(0x088E, 0x4060, iwl6035_2agn_cfg)},
  316. {IWL_PCI_DEVICE(0x088F, 0x4260, iwl6035_2agn_cfg)},
  317. {IWL_PCI_DEVICE(0x088E, 0x4460, iwl6035_2agn_cfg)},
  318. {IWL_PCI_DEVICE(0x088E, 0x4064, iwl6035_2abg_cfg)},
  319. {IWL_PCI_DEVICE(0x088F, 0x4264, iwl6035_2abg_cfg)},
  320. {IWL_PCI_DEVICE(0x088E, 0x4464, iwl6035_2abg_cfg)},
  321. {IWL_PCI_DEVICE(0x088E, 0x4066, iwl6035_2bg_cfg)},
  322. {IWL_PCI_DEVICE(0x088F, 0x4266, iwl6035_2bg_cfg)},
  323. {IWL_PCI_DEVICE(0x088E, 0x4466, iwl6035_2bg_cfg)},
  324. /* 105 Series */
  325. {IWL_PCI_DEVICE(0x0894, 0x0022, iwl105_bgn_cfg)},
  326. {IWL_PCI_DEVICE(0x0895, 0x0222, iwl105_bgn_cfg)},
  327. {IWL_PCI_DEVICE(0x0894, 0x0422, iwl105_bgn_cfg)},
  328. {IWL_PCI_DEVICE(0x0894, 0x0026, iwl105_bg_cfg)},
  329. {IWL_PCI_DEVICE(0x0895, 0x0226, iwl105_bg_cfg)},
  330. {IWL_PCI_DEVICE(0x0894, 0x0426, iwl105_bg_cfg)},
  331. /* 135 Series */
  332. {IWL_PCI_DEVICE(0x0892, 0x0062, iwl135_bgn_cfg)},
  333. {IWL_PCI_DEVICE(0x0893, 0x0262, iwl135_bgn_cfg)},
  334. {IWL_PCI_DEVICE(0x0892, 0x0462, iwl135_bgn_cfg)},
  335. {IWL_PCI_DEVICE(0x0892, 0x0066, iwl135_bg_cfg)},
  336. {IWL_PCI_DEVICE(0x0893, 0x0266, iwl135_bg_cfg)},
  337. {IWL_PCI_DEVICE(0x0892, 0x0466, iwl135_bg_cfg)},
  338. {0}
  339. };
  340. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  341. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  342. {
  343. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  344. struct iwl_pci_bus *bus;
  345. u16 pci_cmd;
  346. int err;
  347. bus = kzalloc(sizeof(*bus), GFP_KERNEL);
  348. if (!bus) {
  349. pr_err("Couldn't allocate iwl_pci_bus");
  350. err = -ENOMEM;
  351. goto out_no_pci;
  352. }
  353. bus->pci_dev = pdev;
  354. /* W/A - seems to solve weird behavior. We need to remove this if we
  355. * don't want to stay in L1 all the time. This wastes a lot of power */
  356. pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
  357. PCIE_LINK_STATE_CLKPM);
  358. if (pci_enable_device(pdev)) {
  359. err = -ENODEV;
  360. goto out_no_pci;
  361. }
  362. pci_set_master(pdev);
  363. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  364. if (!err)
  365. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  366. if (err) {
  367. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  368. if (!err)
  369. err = pci_set_consistent_dma_mask(pdev,
  370. DMA_BIT_MASK(32));
  371. /* both attempts failed: */
  372. if (err) {
  373. pr_err("No suitable DMA available.\n");
  374. goto out_pci_disable_device;
  375. }
  376. }
  377. err = pci_request_regions(pdev, DRV_NAME);
  378. if (err) {
  379. pr_err("pci_request_regions failed");
  380. goto out_pci_disable_device;
  381. }
  382. bus->hw_base = pci_iomap(pdev, 0, 0);
  383. if (!bus->hw_base) {
  384. pr_err("pci_iomap failed");
  385. err = -ENODEV;
  386. goto out_pci_release_regions;
  387. }
  388. pr_info("pci_resource_len = 0x%08llx\n",
  389. (unsigned long long) pci_resource_len(pdev, 0));
  390. pr_info("pci_resource_base = %p\n", bus->hw_base);
  391. pr_info("HW Revision ID = 0x%X\n", pdev->revision);
  392. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  393. * PCI Tx retries from interfering with C3 CPU state */
  394. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  395. err = pci_enable_msi(pdev);
  396. if (err) {
  397. pr_err("pci_enable_msi failed");
  398. goto out_iounmap;
  399. }
  400. /* TODO: Move this away, not needed if not MSI */
  401. /* enable rfkill interrupt: hw bug w/a */
  402. pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
  403. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  404. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  405. pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
  406. }
  407. err = iwl_probe((void *) bus, &pci_ops, cfg);
  408. if (err)
  409. goto out_disable_msi;
  410. return 0;
  411. out_disable_msi:
  412. pci_disable_msi(pdev);
  413. out_iounmap:
  414. pci_iounmap(pdev, bus->hw_base);
  415. out_pci_release_regions:
  416. pci_set_drvdata(pdev, NULL);
  417. pci_release_regions(pdev);
  418. out_pci_disable_device:
  419. pci_disable_device(pdev);
  420. out_no_pci:
  421. kfree(bus);
  422. return err;
  423. }
  424. static void iwl_pci_down(void *bus)
  425. {
  426. struct iwl_pci_bus *pci_bus = (struct iwl_pci_bus *) bus;
  427. pci_disable_msi(pci_bus->pci_dev);
  428. pci_iounmap(pci_bus->pci_dev, pci_bus->hw_base);
  429. pci_release_regions(pci_bus->pci_dev);
  430. pci_disable_device(pci_bus->pci_dev);
  431. pci_set_drvdata(pci_bus->pci_dev, NULL);
  432. kfree(pci_bus);
  433. }
  434. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  435. {
  436. struct iwl_priv *priv = pci_get_drvdata(pdev);
  437. void *bus_specific = priv->bus.bus_specific;
  438. iwl_remove(priv);
  439. iwl_pci_down(bus_specific);
  440. }
  441. #ifdef CONFIG_PM
  442. static int iwl_pci_suspend(struct device *device)
  443. {
  444. struct pci_dev *pdev = to_pci_dev(device);
  445. struct iwl_priv *priv = pci_get_drvdata(pdev);
  446. return iwl_suspend(priv);
  447. }
  448. static int iwl_pci_resume(struct device *device)
  449. {
  450. struct pci_dev *pdev = to_pci_dev(device);
  451. struct iwl_priv *priv = pci_get_drvdata(pdev);
  452. /*
  453. * We disable the RETRY_TIMEOUT register (0x41) to keep
  454. * PCI Tx retries from interfering with C3 CPU state.
  455. */
  456. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  457. return iwl_resume(priv);
  458. }
  459. static SIMPLE_DEV_PM_OPS(iwl_dev_pm_ops, iwl_pci_suspend, iwl_pci_resume);
  460. #define IWL_PM_OPS (&iwl_dev_pm_ops)
  461. #else
  462. #define IWL_PM_OPS NULL
  463. #endif
  464. static struct pci_driver iwl_pci_driver = {
  465. .name = DRV_NAME,
  466. .id_table = iwl_hw_card_ids,
  467. .probe = iwl_pci_probe,
  468. .remove = __devexit_p(iwl_pci_remove),
  469. .driver.pm = IWL_PM_OPS,
  470. };
  471. int __must_check iwl_pci_register_driver(void)
  472. {
  473. int ret;
  474. ret = pci_register_driver(&iwl_pci_driver);
  475. if (ret)
  476. pr_err("Unable to initialize PCI module\n");
  477. return ret;
  478. }
  479. void iwl_pci_unregister_driver(void)
  480. {
  481. pci_unregister_driver(&iwl_pci_driver);
  482. }