iwl-agn.c 106 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-agn-calib.h"
  52. #include "iwl-agn.h"
  53. #include "iwl-pci.h"
  54. #include "iwl-trans.h"
  55. /******************************************************************************
  56. *
  57. * module boiler plate
  58. *
  59. ******************************************************************************/
  60. /*
  61. * module name, copyright, version, etc.
  62. */
  63. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  64. #ifdef CONFIG_IWLWIFI_DEBUG
  65. #define VD "d"
  66. #else
  67. #define VD
  68. #endif
  69. #define DRV_VERSION IWLWIFI_VERSION VD
  70. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  71. MODULE_VERSION(DRV_VERSION);
  72. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  73. MODULE_LICENSE("GPL");
  74. static int iwlagn_ant_coupling;
  75. static bool iwlagn_bt_ch_announce = 1;
  76. void iwl_update_chain_flags(struct iwl_priv *priv)
  77. {
  78. struct iwl_rxon_context *ctx;
  79. for_each_context(priv, ctx) {
  80. iwlagn_set_rxon_chain(priv, ctx);
  81. if (ctx->active.rx_chain != ctx->staging.rx_chain)
  82. iwlagn_commit_rxon(priv, ctx);
  83. }
  84. }
  85. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  86. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  87. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  88. u8 *beacon, u32 frame_size)
  89. {
  90. u16 tim_idx;
  91. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  92. /*
  93. * The index is relative to frame start but we start looking at the
  94. * variable-length part of the beacon.
  95. */
  96. tim_idx = mgmt->u.beacon.variable - beacon;
  97. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  98. while ((tim_idx < (frame_size - 2)) &&
  99. (beacon[tim_idx] != WLAN_EID_TIM))
  100. tim_idx += beacon[tim_idx+1] + 2;
  101. /* If TIM field was found, set variables */
  102. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  103. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  104. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  105. } else
  106. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  107. }
  108. int iwlagn_send_beacon_cmd(struct iwl_priv *priv)
  109. {
  110. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  111. struct iwl_host_cmd cmd = {
  112. .id = REPLY_TX_BEACON,
  113. };
  114. struct ieee80211_tx_info *info;
  115. u32 frame_size;
  116. u32 rate_flags;
  117. u32 rate;
  118. /*
  119. * We have to set up the TX command, the TX Beacon command, and the
  120. * beacon contents.
  121. */
  122. lockdep_assert_held(&priv->mutex);
  123. if (!priv->beacon_ctx) {
  124. IWL_ERR(priv, "trying to build beacon w/o beacon context!\n");
  125. return 0;
  126. }
  127. if (WARN_ON(!priv->beacon_skb))
  128. return -EINVAL;
  129. /* Allocate beacon command */
  130. if (!priv->beacon_cmd)
  131. priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL);
  132. tx_beacon_cmd = priv->beacon_cmd;
  133. if (!tx_beacon_cmd)
  134. return -ENOMEM;
  135. frame_size = priv->beacon_skb->len;
  136. /* Set up TX command fields */
  137. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  138. tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id;
  139. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  140. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  141. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  142. /* Set up TX beacon command fields */
  143. iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data,
  144. frame_size);
  145. /* Set up packet rate and flags */
  146. info = IEEE80211_SKB_CB(priv->beacon_skb);
  147. /*
  148. * Let's set up the rate at least somewhat correctly;
  149. * it will currently not actually be used by the uCode,
  150. * it uses the broadcast station's rate instead.
  151. */
  152. if (info->control.rates[0].idx < 0 ||
  153. info->control.rates[0].flags & IEEE80211_TX_RC_MCS)
  154. rate = 0;
  155. else
  156. rate = info->control.rates[0].idx;
  157. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant,
  158. priv->hw_params.valid_tx_ant);
  159. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  160. /* In mac80211, rates for 5 GHz start at 0 */
  161. if (info->band == IEEE80211_BAND_5GHZ)
  162. rate += IWL_FIRST_OFDM_RATE;
  163. else if (rate >= IWL_FIRST_CCK_RATE && rate <= IWL_LAST_CCK_RATE)
  164. rate_flags |= RATE_MCS_CCK_MSK;
  165. tx_beacon_cmd->tx.rate_n_flags =
  166. iwl_hw_set_rate_n_flags(rate, rate_flags);
  167. /* Submit command */
  168. cmd.len[0] = sizeof(*tx_beacon_cmd);
  169. cmd.data[0] = tx_beacon_cmd;
  170. cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY;
  171. cmd.len[1] = frame_size;
  172. cmd.data[1] = priv->beacon_skb->data;
  173. cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY;
  174. return iwl_send_cmd_sync(priv, &cmd);
  175. }
  176. static void iwl_bg_beacon_update(struct work_struct *work)
  177. {
  178. struct iwl_priv *priv =
  179. container_of(work, struct iwl_priv, beacon_update);
  180. struct sk_buff *beacon;
  181. mutex_lock(&priv->mutex);
  182. if (!priv->beacon_ctx) {
  183. IWL_ERR(priv, "updating beacon w/o beacon context!\n");
  184. goto out;
  185. }
  186. if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) {
  187. /*
  188. * The ucode will send beacon notifications even in
  189. * IBSS mode, but we don't want to process them. But
  190. * we need to defer the type check to here due to
  191. * requiring locking around the beacon_ctx access.
  192. */
  193. goto out;
  194. }
  195. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  196. beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif);
  197. if (!beacon) {
  198. IWL_ERR(priv, "update beacon failed -- keeping old\n");
  199. goto out;
  200. }
  201. /* new beacon skb is allocated every time; dispose previous.*/
  202. dev_kfree_skb(priv->beacon_skb);
  203. priv->beacon_skb = beacon;
  204. iwlagn_send_beacon_cmd(priv);
  205. out:
  206. mutex_unlock(&priv->mutex);
  207. }
  208. static void iwl_bg_bt_runtime_config(struct work_struct *work)
  209. {
  210. struct iwl_priv *priv =
  211. container_of(work, struct iwl_priv, bt_runtime_config);
  212. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  213. return;
  214. /* dont send host command if rf-kill is on */
  215. if (!iwl_is_ready_rf(priv))
  216. return;
  217. iwlagn_send_advance_bt_config(priv);
  218. }
  219. static void iwl_bg_bt_full_concurrency(struct work_struct *work)
  220. {
  221. struct iwl_priv *priv =
  222. container_of(work, struct iwl_priv, bt_full_concurrency);
  223. struct iwl_rxon_context *ctx;
  224. mutex_lock(&priv->mutex);
  225. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  226. goto out;
  227. /* dont send host command if rf-kill is on */
  228. if (!iwl_is_ready_rf(priv))
  229. goto out;
  230. IWL_DEBUG_INFO(priv, "BT coex in %s mode\n",
  231. priv->bt_full_concurrent ?
  232. "full concurrency" : "3-wire");
  233. /*
  234. * LQ & RXON updated cmds must be sent before BT Config cmd
  235. * to avoid 3-wire collisions
  236. */
  237. for_each_context(priv, ctx) {
  238. iwlagn_set_rxon_chain(priv, ctx);
  239. iwlagn_commit_rxon(priv, ctx);
  240. }
  241. iwlagn_send_advance_bt_config(priv);
  242. out:
  243. mutex_unlock(&priv->mutex);
  244. }
  245. /**
  246. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  247. *
  248. * This callback is provided in order to send a statistics request.
  249. *
  250. * This timer function is continually reset to execute within
  251. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  252. * was received. We need to ensure we receive the statistics in order
  253. * to update the temperature used for calibrating the TXPOWER.
  254. */
  255. static void iwl_bg_statistics_periodic(unsigned long data)
  256. {
  257. struct iwl_priv *priv = (struct iwl_priv *)data;
  258. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  259. return;
  260. /* dont send host command if rf-kill is on */
  261. if (!iwl_is_ready_rf(priv))
  262. return;
  263. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  264. }
  265. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  266. u32 start_idx, u32 num_events,
  267. u32 mode)
  268. {
  269. u32 i;
  270. u32 ptr; /* SRAM byte address of log data */
  271. u32 ev, time, data; /* event log data */
  272. unsigned long reg_flags;
  273. if (mode == 0)
  274. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  275. else
  276. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  277. /* Make sure device is powered up for SRAM reads */
  278. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  279. if (iwl_grab_nic_access(priv)) {
  280. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  281. return;
  282. }
  283. /* Set starting address; reads will auto-increment */
  284. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  285. rmb();
  286. /*
  287. * "time" is actually "data" for mode 0 (no timestamp).
  288. * place event id # at far right for easier visual parsing.
  289. */
  290. for (i = 0; i < num_events; i++) {
  291. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  292. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  293. if (mode == 0) {
  294. trace_iwlwifi_dev_ucode_cont_event(priv,
  295. 0, time, ev);
  296. } else {
  297. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  298. trace_iwlwifi_dev_ucode_cont_event(priv,
  299. time, data, ev);
  300. }
  301. }
  302. /* Allow device to power down */
  303. iwl_release_nic_access(priv);
  304. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  305. }
  306. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  307. {
  308. u32 capacity; /* event log capacity in # entries */
  309. u32 base; /* SRAM byte address of event log header */
  310. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  311. u32 num_wraps; /* # times uCode wrapped to top of log */
  312. u32 next_entry; /* index of next entry to be written by uCode */
  313. base = priv->device_pointers.error_event_table;
  314. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  315. capacity = iwl_read_targ_mem(priv, base);
  316. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  317. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  318. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  319. } else
  320. return;
  321. if (num_wraps == priv->event_log.num_wraps) {
  322. iwl_print_cont_event_trace(priv,
  323. base, priv->event_log.next_entry,
  324. next_entry - priv->event_log.next_entry,
  325. mode);
  326. priv->event_log.non_wraps_count++;
  327. } else {
  328. if ((num_wraps - priv->event_log.num_wraps) > 1)
  329. priv->event_log.wraps_more_count++;
  330. else
  331. priv->event_log.wraps_once_count++;
  332. trace_iwlwifi_dev_ucode_wrap_event(priv,
  333. num_wraps - priv->event_log.num_wraps,
  334. next_entry, priv->event_log.next_entry);
  335. if (next_entry < priv->event_log.next_entry) {
  336. iwl_print_cont_event_trace(priv, base,
  337. priv->event_log.next_entry,
  338. capacity - priv->event_log.next_entry,
  339. mode);
  340. iwl_print_cont_event_trace(priv, base, 0,
  341. next_entry, mode);
  342. } else {
  343. iwl_print_cont_event_trace(priv, base,
  344. next_entry, capacity - next_entry,
  345. mode);
  346. iwl_print_cont_event_trace(priv, base, 0,
  347. next_entry, mode);
  348. }
  349. }
  350. priv->event_log.num_wraps = num_wraps;
  351. priv->event_log.next_entry = next_entry;
  352. }
  353. /**
  354. * iwl_bg_ucode_trace - Timer callback to log ucode event
  355. *
  356. * The timer is continually set to execute every
  357. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  358. * this function is to perform continuous uCode event logging operation
  359. * if enabled
  360. */
  361. static void iwl_bg_ucode_trace(unsigned long data)
  362. {
  363. struct iwl_priv *priv = (struct iwl_priv *)data;
  364. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  365. return;
  366. if (priv->event_log.ucode_trace) {
  367. iwl_continuous_event_trace(priv);
  368. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  369. mod_timer(&priv->ucode_trace,
  370. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  371. }
  372. }
  373. static void iwl_bg_tx_flush(struct work_struct *work)
  374. {
  375. struct iwl_priv *priv =
  376. container_of(work, struct iwl_priv, tx_flush);
  377. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  378. return;
  379. /* do nothing if rf-kill is on */
  380. if (!iwl_is_ready_rf(priv))
  381. return;
  382. IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n");
  383. iwlagn_dev_txfifo_flush(priv, IWL_DROP_ALL);
  384. }
  385. /**
  386. * iwl_rx_handle - Main entry function for receiving responses from uCode
  387. *
  388. * Uses the priv->rx_handlers callback function array to invoke
  389. * the appropriate handlers, including command responses,
  390. * frame-received notifications, and other notifications.
  391. */
  392. static void iwl_rx_handle(struct iwl_priv *priv)
  393. {
  394. struct iwl_rx_mem_buffer *rxb;
  395. struct iwl_rx_packet *pkt;
  396. struct iwl_rx_queue *rxq = &priv->rxq;
  397. u32 r, i;
  398. int reclaim;
  399. unsigned long flags;
  400. u8 fill_rx = 0;
  401. u32 count = 8;
  402. int total_empty;
  403. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  404. * buffer that the driver may process (last buffer filled by ucode). */
  405. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  406. i = rxq->read;
  407. /* Rx interrupt, but nothing sent from uCode */
  408. if (i == r)
  409. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  410. /* calculate total frames need to be restock after handling RX */
  411. total_empty = r - rxq->write_actual;
  412. if (total_empty < 0)
  413. total_empty += RX_QUEUE_SIZE;
  414. if (total_empty > (RX_QUEUE_SIZE / 2))
  415. fill_rx = 1;
  416. while (i != r) {
  417. int len;
  418. rxb = rxq->queue[i];
  419. /* If an RXB doesn't have a Rx queue slot associated with it,
  420. * then a bug has been introduced in the queue refilling
  421. * routines -- catch it here */
  422. if (WARN_ON(rxb == NULL)) {
  423. i = (i + 1) & RX_QUEUE_MASK;
  424. continue;
  425. }
  426. rxq->queue[i] = NULL;
  427. dma_unmap_page(priv->bus.dev, rxb->page_dma,
  428. PAGE_SIZE << priv->hw_params.rx_page_order,
  429. DMA_FROM_DEVICE);
  430. pkt = rxb_addr(rxb);
  431. len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  432. len += sizeof(u32); /* account for status word */
  433. trace_iwlwifi_dev_rx(priv, pkt, len);
  434. /* Reclaim a command buffer only if this packet is a response
  435. * to a (driver-originated) command.
  436. * If the packet (e.g. Rx frame) originated from uCode,
  437. * there is no command buffer to reclaim.
  438. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  439. * but apparently a few don't get set; catch them here. */
  440. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  441. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  442. (pkt->hdr.cmd != REPLY_RX) &&
  443. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  444. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  445. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  446. (pkt->hdr.cmd != REPLY_TX);
  447. /*
  448. * Do the notification wait before RX handlers so
  449. * even if the RX handler consumes the RXB we have
  450. * access to it in the notification wait entry.
  451. */
  452. if (!list_empty(&priv->_agn.notif_waits)) {
  453. struct iwl_notification_wait *w;
  454. spin_lock(&priv->_agn.notif_wait_lock);
  455. list_for_each_entry(w, &priv->_agn.notif_waits, list) {
  456. if (w->cmd == pkt->hdr.cmd) {
  457. w->triggered = true;
  458. if (w->fn)
  459. w->fn(priv, pkt, w->fn_data);
  460. }
  461. }
  462. spin_unlock(&priv->_agn.notif_wait_lock);
  463. wake_up_all(&priv->_agn.notif_waitq);
  464. }
  465. if (priv->pre_rx_handler)
  466. priv->pre_rx_handler(priv, rxb);
  467. /* Based on type of command response or notification,
  468. * handle those that need handling via function in
  469. * rx_handlers table. See iwl_setup_rx_handlers() */
  470. if (priv->rx_handlers[pkt->hdr.cmd]) {
  471. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  472. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  473. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  474. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  475. } else {
  476. /* No handling needed */
  477. IWL_DEBUG_RX(priv,
  478. "r %d i %d No handler needed for %s, 0x%02x\n",
  479. r, i, get_cmd_string(pkt->hdr.cmd),
  480. pkt->hdr.cmd);
  481. }
  482. /*
  483. * XXX: After here, we should always check rxb->page
  484. * against NULL before touching it or its virtual
  485. * memory (pkt). Because some rx_handler might have
  486. * already taken or freed the pages.
  487. */
  488. if (reclaim) {
  489. /* Invoke any callbacks, transfer the buffer to caller,
  490. * and fire off the (possibly) blocking iwl_send_cmd()
  491. * as we reclaim the driver command queue */
  492. if (rxb->page)
  493. iwl_tx_cmd_complete(priv, rxb);
  494. else
  495. IWL_WARN(priv, "Claim null rxb?\n");
  496. }
  497. /* Reuse the page if possible. For notification packets and
  498. * SKBs that fail to Rx correctly, add them back into the
  499. * rx_free list for reuse later. */
  500. spin_lock_irqsave(&rxq->lock, flags);
  501. if (rxb->page != NULL) {
  502. rxb->page_dma = dma_map_page(priv->bus.dev, rxb->page,
  503. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  504. DMA_FROM_DEVICE);
  505. list_add_tail(&rxb->list, &rxq->rx_free);
  506. rxq->free_count++;
  507. } else
  508. list_add_tail(&rxb->list, &rxq->rx_used);
  509. spin_unlock_irqrestore(&rxq->lock, flags);
  510. i = (i + 1) & RX_QUEUE_MASK;
  511. /* If there are a lot of unused frames,
  512. * restock the Rx queue so ucode wont assert. */
  513. if (fill_rx) {
  514. count++;
  515. if (count >= 8) {
  516. rxq->read = i;
  517. iwlagn_rx_replenish_now(priv);
  518. count = 0;
  519. }
  520. }
  521. }
  522. /* Backtrack one entry */
  523. rxq->read = i;
  524. if (fill_rx)
  525. iwlagn_rx_replenish_now(priv);
  526. else
  527. iwlagn_rx_queue_restock(priv);
  528. }
  529. /* tasklet for iwlagn interrupt */
  530. static void iwl_irq_tasklet(struct iwl_priv *priv)
  531. {
  532. u32 inta = 0;
  533. u32 handled = 0;
  534. unsigned long flags;
  535. u32 i;
  536. #ifdef CONFIG_IWLWIFI_DEBUG
  537. u32 inta_mask;
  538. #endif
  539. spin_lock_irqsave(&priv->lock, flags);
  540. /* Ack/clear/reset pending uCode interrupts.
  541. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  542. */
  543. /* There is a hardware bug in the interrupt mask function that some
  544. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  545. * they are disabled in the CSR_INT_MASK register. Furthermore the
  546. * ICT interrupt handling mechanism has another bug that might cause
  547. * these unmasked interrupts fail to be detected. We workaround the
  548. * hardware bugs here by ACKing all the possible interrupts so that
  549. * interrupt coalescing can still be achieved.
  550. */
  551. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  552. inta = priv->_agn.inta;
  553. #ifdef CONFIG_IWLWIFI_DEBUG
  554. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  555. /* just for debug */
  556. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  557. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  558. inta, inta_mask);
  559. }
  560. #endif
  561. spin_unlock_irqrestore(&priv->lock, flags);
  562. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  563. priv->_agn.inta = 0;
  564. /* Now service all interrupt bits discovered above. */
  565. if (inta & CSR_INT_BIT_HW_ERR) {
  566. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  567. /* Tell the device to stop sending interrupts */
  568. iwl_disable_interrupts(priv);
  569. priv->isr_stats.hw++;
  570. iwl_irq_handle_error(priv);
  571. handled |= CSR_INT_BIT_HW_ERR;
  572. return;
  573. }
  574. #ifdef CONFIG_IWLWIFI_DEBUG
  575. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  576. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  577. if (inta & CSR_INT_BIT_SCD) {
  578. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  579. "the frame/frames.\n");
  580. priv->isr_stats.sch++;
  581. }
  582. /* Alive notification via Rx interrupt will do the real work */
  583. if (inta & CSR_INT_BIT_ALIVE) {
  584. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  585. priv->isr_stats.alive++;
  586. }
  587. }
  588. #endif
  589. /* Safely ignore these bits for debug checks below */
  590. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  591. /* HW RF KILL switch toggled */
  592. if (inta & CSR_INT_BIT_RF_KILL) {
  593. int hw_rf_kill = 0;
  594. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  595. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  596. hw_rf_kill = 1;
  597. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  598. hw_rf_kill ? "disable radio" : "enable radio");
  599. priv->isr_stats.rfkill++;
  600. /* driver only loads ucode once setting the interface up.
  601. * the driver allows loading the ucode even if the radio
  602. * is killed. Hence update the killswitch state here. The
  603. * rfkill handler will care about restarting if needed.
  604. */
  605. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  606. if (hw_rf_kill)
  607. set_bit(STATUS_RF_KILL_HW, &priv->status);
  608. else
  609. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  610. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  611. }
  612. handled |= CSR_INT_BIT_RF_KILL;
  613. }
  614. /* Chip got too hot and stopped itself */
  615. if (inta & CSR_INT_BIT_CT_KILL) {
  616. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  617. priv->isr_stats.ctkill++;
  618. handled |= CSR_INT_BIT_CT_KILL;
  619. }
  620. /* Error detected by uCode */
  621. if (inta & CSR_INT_BIT_SW_ERR) {
  622. IWL_ERR(priv, "Microcode SW error detected. "
  623. " Restarting 0x%X.\n", inta);
  624. priv->isr_stats.sw++;
  625. iwl_irq_handle_error(priv);
  626. handled |= CSR_INT_BIT_SW_ERR;
  627. }
  628. /* uCode wakes up after power-down sleep */
  629. if (inta & CSR_INT_BIT_WAKEUP) {
  630. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  631. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  632. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  633. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  634. priv->isr_stats.wakeup++;
  635. handled |= CSR_INT_BIT_WAKEUP;
  636. }
  637. /* All uCode command responses, including Tx command responses,
  638. * Rx "responses" (frame-received notification), and other
  639. * notifications from uCode come through here*/
  640. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  641. CSR_INT_BIT_RX_PERIODIC)) {
  642. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  643. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  644. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  645. iwl_write32(priv, CSR_FH_INT_STATUS,
  646. CSR_FH_INT_RX_MASK);
  647. }
  648. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  649. handled |= CSR_INT_BIT_RX_PERIODIC;
  650. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  651. }
  652. /* Sending RX interrupt require many steps to be done in the
  653. * the device:
  654. * 1- write interrupt to current index in ICT table.
  655. * 2- dma RX frame.
  656. * 3- update RX shared data to indicate last write index.
  657. * 4- send interrupt.
  658. * This could lead to RX race, driver could receive RX interrupt
  659. * but the shared data changes does not reflect this;
  660. * periodic interrupt will detect any dangling Rx activity.
  661. */
  662. /* Disable periodic interrupt; we use it as just a one-shot. */
  663. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  664. CSR_INT_PERIODIC_DIS);
  665. iwl_rx_handle(priv);
  666. /*
  667. * Enable periodic interrupt in 8 msec only if we received
  668. * real RX interrupt (instead of just periodic int), to catch
  669. * any dangling Rx interrupt. If it was just the periodic
  670. * interrupt, there was no dangling Rx activity, and no need
  671. * to extend the periodic interrupt; one-shot is enough.
  672. */
  673. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  674. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  675. CSR_INT_PERIODIC_ENA);
  676. priv->isr_stats.rx++;
  677. }
  678. /* This "Tx" DMA channel is used only for loading uCode */
  679. if (inta & CSR_INT_BIT_FH_TX) {
  680. iwl_write32(priv, CSR_FH_INT_STATUS, CSR_FH_INT_TX_MASK);
  681. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  682. priv->isr_stats.tx++;
  683. handled |= CSR_INT_BIT_FH_TX;
  684. /* Wake up uCode load routine, now that load is complete */
  685. priv->ucode_write_complete = 1;
  686. wake_up_interruptible(&priv->wait_command_queue);
  687. }
  688. if (inta & ~handled) {
  689. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  690. priv->isr_stats.unhandled++;
  691. }
  692. if (inta & ~(priv->inta_mask)) {
  693. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  694. inta & ~priv->inta_mask);
  695. }
  696. /* Re-enable all interrupts */
  697. /* only Re-enable if disabled by irq */
  698. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  699. iwl_enable_interrupts(priv);
  700. /* Re-enable RF_KILL if it occurred */
  701. else if (handled & CSR_INT_BIT_RF_KILL)
  702. iwl_enable_rfkill_int(priv);
  703. }
  704. /*****************************************************************************
  705. *
  706. * sysfs attributes
  707. *
  708. *****************************************************************************/
  709. #ifdef CONFIG_IWLWIFI_DEBUG
  710. /*
  711. * The following adds a new attribute to the sysfs representation
  712. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  713. * used for controlling the debug level.
  714. *
  715. * See the level definitions in iwl for details.
  716. *
  717. * The debug_level being managed using sysfs below is a per device debug
  718. * level that is used instead of the global debug level if it (the per
  719. * device debug level) is set.
  720. */
  721. static ssize_t show_debug_level(struct device *d,
  722. struct device_attribute *attr, char *buf)
  723. {
  724. struct iwl_priv *priv = dev_get_drvdata(d);
  725. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  726. }
  727. static ssize_t store_debug_level(struct device *d,
  728. struct device_attribute *attr,
  729. const char *buf, size_t count)
  730. {
  731. struct iwl_priv *priv = dev_get_drvdata(d);
  732. unsigned long val;
  733. int ret;
  734. ret = strict_strtoul(buf, 0, &val);
  735. if (ret)
  736. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  737. else {
  738. priv->debug_level = val;
  739. if (iwl_alloc_traffic_mem(priv))
  740. IWL_ERR(priv,
  741. "Not enough memory to generate traffic log\n");
  742. }
  743. return strnlen(buf, count);
  744. }
  745. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  746. show_debug_level, store_debug_level);
  747. #endif /* CONFIG_IWLWIFI_DEBUG */
  748. static ssize_t show_temperature(struct device *d,
  749. struct device_attribute *attr, char *buf)
  750. {
  751. struct iwl_priv *priv = dev_get_drvdata(d);
  752. if (!iwl_is_alive(priv))
  753. return -EAGAIN;
  754. return sprintf(buf, "%d\n", priv->temperature);
  755. }
  756. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  757. static ssize_t show_tx_power(struct device *d,
  758. struct device_attribute *attr, char *buf)
  759. {
  760. struct iwl_priv *priv = dev_get_drvdata(d);
  761. if (!iwl_is_ready_rf(priv))
  762. return sprintf(buf, "off\n");
  763. else
  764. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  765. }
  766. static ssize_t store_tx_power(struct device *d,
  767. struct device_attribute *attr,
  768. const char *buf, size_t count)
  769. {
  770. struct iwl_priv *priv = dev_get_drvdata(d);
  771. unsigned long val;
  772. int ret;
  773. ret = strict_strtoul(buf, 10, &val);
  774. if (ret)
  775. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  776. else {
  777. ret = iwl_set_tx_power(priv, val, false);
  778. if (ret)
  779. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  780. ret);
  781. else
  782. ret = count;
  783. }
  784. return ret;
  785. }
  786. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  787. static struct attribute *iwl_sysfs_entries[] = {
  788. &dev_attr_temperature.attr,
  789. &dev_attr_tx_power.attr,
  790. #ifdef CONFIG_IWLWIFI_DEBUG
  791. &dev_attr_debug_level.attr,
  792. #endif
  793. NULL
  794. };
  795. static struct attribute_group iwl_attribute_group = {
  796. .name = NULL, /* put in device directory */
  797. .attrs = iwl_sysfs_entries,
  798. };
  799. /******************************************************************************
  800. *
  801. * uCode download functions
  802. *
  803. ******************************************************************************/
  804. static void iwl_free_fw_desc(struct iwl_priv *priv, struct fw_desc *desc)
  805. {
  806. if (desc->v_addr)
  807. dma_free_coherent(priv->bus.dev, desc->len,
  808. desc->v_addr, desc->p_addr);
  809. desc->v_addr = NULL;
  810. desc->len = 0;
  811. }
  812. static void iwl_free_fw_img(struct iwl_priv *priv, struct fw_img *img)
  813. {
  814. iwl_free_fw_desc(priv, &img->code);
  815. iwl_free_fw_desc(priv, &img->data);
  816. }
  817. static void iwl_dealloc_ucode(struct iwl_priv *priv)
  818. {
  819. iwl_free_fw_img(priv, &priv->ucode_rt);
  820. iwl_free_fw_img(priv, &priv->ucode_init);
  821. }
  822. static int iwl_alloc_fw_desc(struct iwl_priv *priv, struct fw_desc *desc,
  823. const void *data, size_t len)
  824. {
  825. if (!len) {
  826. desc->v_addr = NULL;
  827. return -EINVAL;
  828. }
  829. desc->v_addr = dma_alloc_coherent(priv->bus.dev, len,
  830. &desc->p_addr, GFP_KERNEL);
  831. if (!desc->v_addr)
  832. return -ENOMEM;
  833. desc->len = len;
  834. memcpy(desc->v_addr, data, len);
  835. return 0;
  836. }
  837. struct iwlagn_ucode_capabilities {
  838. u32 max_probe_length;
  839. u32 standard_phy_calibration_size;
  840. u32 flags;
  841. };
  842. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  843. static int iwl_mac_setup_register(struct iwl_priv *priv,
  844. struct iwlagn_ucode_capabilities *capa);
  845. #define UCODE_EXPERIMENTAL_INDEX 100
  846. #define UCODE_EXPERIMENTAL_TAG "exp"
  847. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  848. {
  849. const char *name_pre = priv->cfg->fw_name_pre;
  850. char tag[8];
  851. if (first) {
  852. #ifdef CONFIG_IWLWIFI_DEBUG_EXPERIMENTAL_UCODE
  853. priv->fw_index = UCODE_EXPERIMENTAL_INDEX;
  854. strcpy(tag, UCODE_EXPERIMENTAL_TAG);
  855. } else if (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) {
  856. #endif
  857. priv->fw_index = priv->cfg->ucode_api_max;
  858. sprintf(tag, "%d", priv->fw_index);
  859. } else {
  860. priv->fw_index--;
  861. sprintf(tag, "%d", priv->fw_index);
  862. }
  863. if (priv->fw_index < priv->cfg->ucode_api_min) {
  864. IWL_ERR(priv, "no suitable firmware found!\n");
  865. return -ENOENT;
  866. }
  867. sprintf(priv->firmware_name, "%s%s%s", name_pre, tag, ".ucode");
  868. IWL_DEBUG_INFO(priv, "attempting to load firmware %s'%s'\n",
  869. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  870. ? "EXPERIMENTAL " : "",
  871. priv->firmware_name);
  872. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  873. priv->bus.dev,
  874. GFP_KERNEL, priv, iwl_ucode_callback);
  875. }
  876. struct iwlagn_firmware_pieces {
  877. const void *inst, *data, *init, *init_data;
  878. size_t inst_size, data_size, init_size, init_data_size;
  879. u32 build;
  880. u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr;
  881. u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr;
  882. };
  883. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  884. const struct firmware *ucode_raw,
  885. struct iwlagn_firmware_pieces *pieces)
  886. {
  887. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  888. u32 api_ver, hdr_size;
  889. const u8 *src;
  890. priv->ucode_ver = le32_to_cpu(ucode->ver);
  891. api_ver = IWL_UCODE_API(priv->ucode_ver);
  892. switch (api_ver) {
  893. default:
  894. hdr_size = 28;
  895. if (ucode_raw->size < hdr_size) {
  896. IWL_ERR(priv, "File size too small!\n");
  897. return -EINVAL;
  898. }
  899. pieces->build = le32_to_cpu(ucode->u.v2.build);
  900. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  901. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  902. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  903. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  904. src = ucode->u.v2.data;
  905. break;
  906. case 0:
  907. case 1:
  908. case 2:
  909. hdr_size = 24;
  910. if (ucode_raw->size < hdr_size) {
  911. IWL_ERR(priv, "File size too small!\n");
  912. return -EINVAL;
  913. }
  914. pieces->build = 0;
  915. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  916. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  917. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  918. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  919. src = ucode->u.v1.data;
  920. break;
  921. }
  922. /* Verify size of file vs. image size info in file's header */
  923. if (ucode_raw->size != hdr_size + pieces->inst_size +
  924. pieces->data_size + pieces->init_size +
  925. pieces->init_data_size) {
  926. IWL_ERR(priv,
  927. "uCode file size %d does not match expected size\n",
  928. (int)ucode_raw->size);
  929. return -EINVAL;
  930. }
  931. pieces->inst = src;
  932. src += pieces->inst_size;
  933. pieces->data = src;
  934. src += pieces->data_size;
  935. pieces->init = src;
  936. src += pieces->init_size;
  937. pieces->init_data = src;
  938. src += pieces->init_data_size;
  939. return 0;
  940. }
  941. static int iwlagn_wanted_ucode_alternative = 1;
  942. static int iwlagn_load_firmware(struct iwl_priv *priv,
  943. const struct firmware *ucode_raw,
  944. struct iwlagn_firmware_pieces *pieces,
  945. struct iwlagn_ucode_capabilities *capa)
  946. {
  947. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  948. struct iwl_ucode_tlv *tlv;
  949. size_t len = ucode_raw->size;
  950. const u8 *data;
  951. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  952. u64 alternatives;
  953. u32 tlv_len;
  954. enum iwl_ucode_tlv_type tlv_type;
  955. const u8 *tlv_data;
  956. if (len < sizeof(*ucode)) {
  957. IWL_ERR(priv, "uCode has invalid length: %zd\n", len);
  958. return -EINVAL;
  959. }
  960. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC)) {
  961. IWL_ERR(priv, "invalid uCode magic: 0X%x\n",
  962. le32_to_cpu(ucode->magic));
  963. return -EINVAL;
  964. }
  965. /*
  966. * Check which alternatives are present, and "downgrade"
  967. * when the chosen alternative is not present, warning
  968. * the user when that happens. Some files may not have
  969. * any alternatives, so don't warn in that case.
  970. */
  971. alternatives = le64_to_cpu(ucode->alternatives);
  972. tmp = wanted_alternative;
  973. if (wanted_alternative > 63)
  974. wanted_alternative = 63;
  975. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  976. wanted_alternative--;
  977. if (wanted_alternative && wanted_alternative != tmp)
  978. IWL_WARN(priv,
  979. "uCode alternative %d not available, choosing %d\n",
  980. tmp, wanted_alternative);
  981. priv->ucode_ver = le32_to_cpu(ucode->ver);
  982. pieces->build = le32_to_cpu(ucode->build);
  983. data = ucode->data;
  984. len -= sizeof(*ucode);
  985. while (len >= sizeof(*tlv)) {
  986. u16 tlv_alt;
  987. len -= sizeof(*tlv);
  988. tlv = (void *)data;
  989. tlv_len = le32_to_cpu(tlv->length);
  990. tlv_type = le16_to_cpu(tlv->type);
  991. tlv_alt = le16_to_cpu(tlv->alternative);
  992. tlv_data = tlv->data;
  993. if (len < tlv_len) {
  994. IWL_ERR(priv, "invalid TLV len: %zd/%u\n",
  995. len, tlv_len);
  996. return -EINVAL;
  997. }
  998. len -= ALIGN(tlv_len, 4);
  999. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  1000. /*
  1001. * Alternative 0 is always valid.
  1002. *
  1003. * Skip alternative TLVs that are not selected.
  1004. */
  1005. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  1006. continue;
  1007. switch (tlv_type) {
  1008. case IWL_UCODE_TLV_INST:
  1009. pieces->inst = tlv_data;
  1010. pieces->inst_size = tlv_len;
  1011. break;
  1012. case IWL_UCODE_TLV_DATA:
  1013. pieces->data = tlv_data;
  1014. pieces->data_size = tlv_len;
  1015. break;
  1016. case IWL_UCODE_TLV_INIT:
  1017. pieces->init = tlv_data;
  1018. pieces->init_size = tlv_len;
  1019. break;
  1020. case IWL_UCODE_TLV_INIT_DATA:
  1021. pieces->init_data = tlv_data;
  1022. pieces->init_data_size = tlv_len;
  1023. break;
  1024. case IWL_UCODE_TLV_BOOT:
  1025. IWL_ERR(priv, "Found unexpected BOOT ucode\n");
  1026. break;
  1027. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  1028. if (tlv_len != sizeof(u32))
  1029. goto invalid_tlv_len;
  1030. capa->max_probe_length =
  1031. le32_to_cpup((__le32 *)tlv_data);
  1032. break;
  1033. case IWL_UCODE_TLV_PAN:
  1034. if (tlv_len)
  1035. goto invalid_tlv_len;
  1036. capa->flags |= IWL_UCODE_TLV_FLAGS_PAN;
  1037. break;
  1038. case IWL_UCODE_TLV_FLAGS:
  1039. /* must be at least one u32 */
  1040. if (tlv_len < sizeof(u32))
  1041. goto invalid_tlv_len;
  1042. /* and a proper number of u32s */
  1043. if (tlv_len % sizeof(u32))
  1044. goto invalid_tlv_len;
  1045. /*
  1046. * This driver only reads the first u32 as
  1047. * right now no more features are defined,
  1048. * if that changes then either the driver
  1049. * will not work with the new firmware, or
  1050. * it'll not take advantage of new features.
  1051. */
  1052. capa->flags = le32_to_cpup((__le32 *)tlv_data);
  1053. break;
  1054. case IWL_UCODE_TLV_INIT_EVTLOG_PTR:
  1055. if (tlv_len != sizeof(u32))
  1056. goto invalid_tlv_len;
  1057. pieces->init_evtlog_ptr =
  1058. le32_to_cpup((__le32 *)tlv_data);
  1059. break;
  1060. case IWL_UCODE_TLV_INIT_EVTLOG_SIZE:
  1061. if (tlv_len != sizeof(u32))
  1062. goto invalid_tlv_len;
  1063. pieces->init_evtlog_size =
  1064. le32_to_cpup((__le32 *)tlv_data);
  1065. break;
  1066. case IWL_UCODE_TLV_INIT_ERRLOG_PTR:
  1067. if (tlv_len != sizeof(u32))
  1068. goto invalid_tlv_len;
  1069. pieces->init_errlog_ptr =
  1070. le32_to_cpup((__le32 *)tlv_data);
  1071. break;
  1072. case IWL_UCODE_TLV_RUNT_EVTLOG_PTR:
  1073. if (tlv_len != sizeof(u32))
  1074. goto invalid_tlv_len;
  1075. pieces->inst_evtlog_ptr =
  1076. le32_to_cpup((__le32 *)tlv_data);
  1077. break;
  1078. case IWL_UCODE_TLV_RUNT_EVTLOG_SIZE:
  1079. if (tlv_len != sizeof(u32))
  1080. goto invalid_tlv_len;
  1081. pieces->inst_evtlog_size =
  1082. le32_to_cpup((__le32 *)tlv_data);
  1083. break;
  1084. case IWL_UCODE_TLV_RUNT_ERRLOG_PTR:
  1085. if (tlv_len != sizeof(u32))
  1086. goto invalid_tlv_len;
  1087. pieces->inst_errlog_ptr =
  1088. le32_to_cpup((__le32 *)tlv_data);
  1089. break;
  1090. case IWL_UCODE_TLV_ENHANCE_SENS_TBL:
  1091. if (tlv_len)
  1092. goto invalid_tlv_len;
  1093. priv->enhance_sensitivity_table = true;
  1094. break;
  1095. case IWL_UCODE_TLV_PHY_CALIBRATION_SIZE:
  1096. if (tlv_len != sizeof(u32))
  1097. goto invalid_tlv_len;
  1098. capa->standard_phy_calibration_size =
  1099. le32_to_cpup((__le32 *)tlv_data);
  1100. break;
  1101. default:
  1102. IWL_DEBUG_INFO(priv, "unknown TLV: %d\n", tlv_type);
  1103. break;
  1104. }
  1105. }
  1106. if (len) {
  1107. IWL_ERR(priv, "invalid TLV after parsing: %zd\n", len);
  1108. iwl_print_hex_dump(priv, IWL_DL_FW, (u8 *)data, len);
  1109. return -EINVAL;
  1110. }
  1111. return 0;
  1112. invalid_tlv_len:
  1113. IWL_ERR(priv, "TLV %d has invalid size: %u\n", tlv_type, tlv_len);
  1114. iwl_print_hex_dump(priv, IWL_DL_FW, tlv_data, tlv_len);
  1115. return -EINVAL;
  1116. }
  1117. /**
  1118. * iwl_ucode_callback - callback when firmware was loaded
  1119. *
  1120. * If loaded successfully, copies the firmware into buffers
  1121. * for the card to fetch (via DMA).
  1122. */
  1123. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1124. {
  1125. struct iwl_priv *priv = context;
  1126. struct iwl_ucode_header *ucode;
  1127. int err;
  1128. struct iwlagn_firmware_pieces pieces;
  1129. const unsigned int api_max = priv->cfg->ucode_api_max;
  1130. const unsigned int api_min = priv->cfg->ucode_api_min;
  1131. u32 api_ver;
  1132. char buildstr[25];
  1133. u32 build;
  1134. struct iwlagn_ucode_capabilities ucode_capa = {
  1135. .max_probe_length = 200,
  1136. .standard_phy_calibration_size =
  1137. IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE,
  1138. };
  1139. memset(&pieces, 0, sizeof(pieces));
  1140. if (!ucode_raw) {
  1141. if (priv->fw_index <= priv->cfg->ucode_api_max)
  1142. IWL_ERR(priv,
  1143. "request for firmware file '%s' failed.\n",
  1144. priv->firmware_name);
  1145. goto try_again;
  1146. }
  1147. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1148. priv->firmware_name, ucode_raw->size);
  1149. /* Make sure that we got at least the API version number */
  1150. if (ucode_raw->size < 4) {
  1151. IWL_ERR(priv, "File size way too small!\n");
  1152. goto try_again;
  1153. }
  1154. /* Data from ucode file: header followed by uCode images */
  1155. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1156. if (ucode->ver)
  1157. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1158. else
  1159. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1160. &ucode_capa);
  1161. if (err)
  1162. goto try_again;
  1163. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1164. build = pieces.build;
  1165. /*
  1166. * api_ver should match the api version forming part of the
  1167. * firmware filename ... but we don't check for that and only rely
  1168. * on the API version read from firmware header from here on forward
  1169. */
  1170. /* no api version check required for experimental uCode */
  1171. if (priv->fw_index != UCODE_EXPERIMENTAL_INDEX) {
  1172. if (api_ver < api_min || api_ver > api_max) {
  1173. IWL_ERR(priv,
  1174. "Driver unable to support your firmware API. "
  1175. "Driver supports v%u, firmware is v%u.\n",
  1176. api_max, api_ver);
  1177. goto try_again;
  1178. }
  1179. if (api_ver != api_max)
  1180. IWL_ERR(priv,
  1181. "Firmware has old API version. Expected v%u, "
  1182. "got v%u. New firmware can be obtained "
  1183. "from http://www.intellinuxwireless.org.\n",
  1184. api_max, api_ver);
  1185. }
  1186. if (build)
  1187. sprintf(buildstr, " build %u%s", build,
  1188. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  1189. ? " (EXP)" : "");
  1190. else
  1191. buildstr[0] = '\0';
  1192. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1193. IWL_UCODE_MAJOR(priv->ucode_ver),
  1194. IWL_UCODE_MINOR(priv->ucode_ver),
  1195. IWL_UCODE_API(priv->ucode_ver),
  1196. IWL_UCODE_SERIAL(priv->ucode_ver),
  1197. buildstr);
  1198. snprintf(priv->hw->wiphy->fw_version,
  1199. sizeof(priv->hw->wiphy->fw_version),
  1200. "%u.%u.%u.%u%s",
  1201. IWL_UCODE_MAJOR(priv->ucode_ver),
  1202. IWL_UCODE_MINOR(priv->ucode_ver),
  1203. IWL_UCODE_API(priv->ucode_ver),
  1204. IWL_UCODE_SERIAL(priv->ucode_ver),
  1205. buildstr);
  1206. /*
  1207. * For any of the failures below (before allocating pci memory)
  1208. * we will try to load a version with a smaller API -- maybe the
  1209. * user just got a corrupted version of the latest API.
  1210. */
  1211. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1212. priv->ucode_ver);
  1213. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1214. pieces.inst_size);
  1215. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1216. pieces.data_size);
  1217. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1218. pieces.init_size);
  1219. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1220. pieces.init_data_size);
  1221. /* Verify that uCode images will fit in card's SRAM */
  1222. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1223. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1224. pieces.inst_size);
  1225. goto try_again;
  1226. }
  1227. if (pieces.data_size > priv->hw_params.max_data_size) {
  1228. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1229. pieces.data_size);
  1230. goto try_again;
  1231. }
  1232. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1233. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1234. pieces.init_size);
  1235. goto try_again;
  1236. }
  1237. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1238. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1239. pieces.init_data_size);
  1240. goto try_again;
  1241. }
  1242. /* Allocate ucode buffers for card's bus-master loading ... */
  1243. /* Runtime instructions and 2 copies of data:
  1244. * 1) unmodified from disk
  1245. * 2) backup cache for save/restore during power-downs */
  1246. if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.code,
  1247. pieces.inst, pieces.inst_size))
  1248. goto err_pci_alloc;
  1249. if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.data,
  1250. pieces.data, pieces.data_size))
  1251. goto err_pci_alloc;
  1252. /* Initialization instructions and data */
  1253. if (pieces.init_size && pieces.init_data_size) {
  1254. if (iwl_alloc_fw_desc(priv, &priv->ucode_init.code,
  1255. pieces.init, pieces.init_size))
  1256. goto err_pci_alloc;
  1257. if (iwl_alloc_fw_desc(priv, &priv->ucode_init.data,
  1258. pieces.init_data, pieces.init_data_size))
  1259. goto err_pci_alloc;
  1260. }
  1261. /* Now that we can no longer fail, copy information */
  1262. /*
  1263. * The (size - 16) / 12 formula is based on the information recorded
  1264. * for each event, which is of mode 1 (including timestamp) for all
  1265. * new microcodes that include this information.
  1266. */
  1267. priv->_agn.init_evtlog_ptr = pieces.init_evtlog_ptr;
  1268. if (pieces.init_evtlog_size)
  1269. priv->_agn.init_evtlog_size = (pieces.init_evtlog_size - 16)/12;
  1270. else
  1271. priv->_agn.init_evtlog_size =
  1272. priv->cfg->base_params->max_event_log_size;
  1273. priv->_agn.init_errlog_ptr = pieces.init_errlog_ptr;
  1274. priv->_agn.inst_evtlog_ptr = pieces.inst_evtlog_ptr;
  1275. if (pieces.inst_evtlog_size)
  1276. priv->_agn.inst_evtlog_size = (pieces.inst_evtlog_size - 16)/12;
  1277. else
  1278. priv->_agn.inst_evtlog_size =
  1279. priv->cfg->base_params->max_event_log_size;
  1280. priv->_agn.inst_errlog_ptr = pieces.inst_errlog_ptr;
  1281. priv->new_scan_threshold_behaviour =
  1282. !!(ucode_capa.flags & IWL_UCODE_TLV_FLAGS_NEWSCAN);
  1283. if ((priv->cfg->sku & EEPROM_SKU_CAP_IPAN_ENABLE) &&
  1284. (ucode_capa.flags & IWL_UCODE_TLV_FLAGS_PAN)) {
  1285. priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN);
  1286. priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN;
  1287. } else
  1288. priv->sta_key_max_num = STA_KEY_MAX_NUM;
  1289. if (priv->valid_contexts != BIT(IWL_RXON_CTX_BSS))
  1290. priv->cmd_queue = IWL_IPAN_CMD_QUEUE_NUM;
  1291. else
  1292. priv->cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM;
  1293. /*
  1294. * figure out the offset of chain noise reset and gain commands
  1295. * base on the size of standard phy calibration commands table size
  1296. */
  1297. if (ucode_capa.standard_phy_calibration_size >
  1298. IWL_MAX_PHY_CALIBRATE_TBL_SIZE)
  1299. ucode_capa.standard_phy_calibration_size =
  1300. IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE;
  1301. priv->_agn.phy_calib_chain_noise_reset_cmd =
  1302. ucode_capa.standard_phy_calibration_size;
  1303. priv->_agn.phy_calib_chain_noise_gain_cmd =
  1304. ucode_capa.standard_phy_calibration_size + 1;
  1305. /**************************************************
  1306. * This is still part of probe() in a sense...
  1307. *
  1308. * 9. Setup and register with mac80211 and debugfs
  1309. **************************************************/
  1310. err = iwl_mac_setup_register(priv, &ucode_capa);
  1311. if (err)
  1312. goto out_unbind;
  1313. err = iwl_dbgfs_register(priv, DRV_NAME);
  1314. if (err)
  1315. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1316. err = sysfs_create_group(&(priv->bus.dev->kobj),
  1317. &iwl_attribute_group);
  1318. if (err) {
  1319. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  1320. goto out_unbind;
  1321. }
  1322. /* We have our copies now, allow OS release its copies */
  1323. release_firmware(ucode_raw);
  1324. complete(&priv->_agn.firmware_loading_complete);
  1325. return;
  1326. try_again:
  1327. /* try next, if any */
  1328. if (iwl_request_firmware(priv, false))
  1329. goto out_unbind;
  1330. release_firmware(ucode_raw);
  1331. return;
  1332. err_pci_alloc:
  1333. IWL_ERR(priv, "failed to allocate pci memory\n");
  1334. iwl_dealloc_ucode(priv);
  1335. out_unbind:
  1336. complete(&priv->_agn.firmware_loading_complete);
  1337. device_release_driver(priv->bus.dev);
  1338. release_firmware(ucode_raw);
  1339. }
  1340. static const char *desc_lookup_text[] = {
  1341. "OK",
  1342. "FAIL",
  1343. "BAD_PARAM",
  1344. "BAD_CHECKSUM",
  1345. "NMI_INTERRUPT_WDG",
  1346. "SYSASSERT",
  1347. "FATAL_ERROR",
  1348. "BAD_COMMAND",
  1349. "HW_ERROR_TUNE_LOCK",
  1350. "HW_ERROR_TEMPERATURE",
  1351. "ILLEGAL_CHAN_FREQ",
  1352. "VCC_NOT_STABLE",
  1353. "FH_ERROR",
  1354. "NMI_INTERRUPT_HOST",
  1355. "NMI_INTERRUPT_ACTION_PT",
  1356. "NMI_INTERRUPT_UNKNOWN",
  1357. "UCODE_VERSION_MISMATCH",
  1358. "HW_ERROR_ABS_LOCK",
  1359. "HW_ERROR_CAL_LOCK_FAIL",
  1360. "NMI_INTERRUPT_INST_ACTION_PT",
  1361. "NMI_INTERRUPT_DATA_ACTION_PT",
  1362. "NMI_TRM_HW_ER",
  1363. "NMI_INTERRUPT_TRM",
  1364. "NMI_INTERRUPT_BREAK_POINT"
  1365. "DEBUG_0",
  1366. "DEBUG_1",
  1367. "DEBUG_2",
  1368. "DEBUG_3",
  1369. };
  1370. static struct { char *name; u8 num; } advanced_lookup[] = {
  1371. { "NMI_INTERRUPT_WDG", 0x34 },
  1372. { "SYSASSERT", 0x35 },
  1373. { "UCODE_VERSION_MISMATCH", 0x37 },
  1374. { "BAD_COMMAND", 0x38 },
  1375. { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C },
  1376. { "FATAL_ERROR", 0x3D },
  1377. { "NMI_TRM_HW_ERR", 0x46 },
  1378. { "NMI_INTERRUPT_TRM", 0x4C },
  1379. { "NMI_INTERRUPT_BREAK_POINT", 0x54 },
  1380. { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C },
  1381. { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 },
  1382. { "NMI_INTERRUPT_HOST", 0x66 },
  1383. { "NMI_INTERRUPT_ACTION_PT", 0x7C },
  1384. { "NMI_INTERRUPT_UNKNOWN", 0x84 },
  1385. { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 },
  1386. { "ADVANCED_SYSASSERT", 0 },
  1387. };
  1388. static const char *desc_lookup(u32 num)
  1389. {
  1390. int i;
  1391. int max = ARRAY_SIZE(desc_lookup_text);
  1392. if (num < max)
  1393. return desc_lookup_text[num];
  1394. max = ARRAY_SIZE(advanced_lookup) - 1;
  1395. for (i = 0; i < max; i++) {
  1396. if (advanced_lookup[i].num == num)
  1397. break;
  1398. }
  1399. return advanced_lookup[i].name;
  1400. }
  1401. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1402. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1403. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1404. {
  1405. u32 base;
  1406. struct iwl_error_event_table table;
  1407. base = priv->device_pointers.error_event_table;
  1408. if (priv->ucode_type == IWL_UCODE_INIT) {
  1409. if (!base)
  1410. base = priv->_agn.init_errlog_ptr;
  1411. } else {
  1412. if (!base)
  1413. base = priv->_agn.inst_errlog_ptr;
  1414. }
  1415. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1416. IWL_ERR(priv,
  1417. "Not valid error log pointer 0x%08X for %s uCode\n",
  1418. base,
  1419. (priv->ucode_type == IWL_UCODE_INIT)
  1420. ? "Init" : "RT");
  1421. return;
  1422. }
  1423. iwl_read_targ_mem_words(priv, base, &table, sizeof(table));
  1424. if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
  1425. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1426. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1427. priv->status, table.valid);
  1428. }
  1429. priv->isr_stats.err_code = table.error_id;
  1430. trace_iwlwifi_dev_ucode_error(priv, table.error_id, table.tsf_low,
  1431. table.data1, table.data2, table.line,
  1432. table.blink1, table.blink2, table.ilink1,
  1433. table.ilink2, table.bcon_time, table.gp1,
  1434. table.gp2, table.gp3, table.ucode_ver,
  1435. table.hw_ver, table.brd_ver);
  1436. IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id,
  1437. desc_lookup(table.error_id));
  1438. IWL_ERR(priv, "0x%08X | uPc\n", table.pc);
  1439. IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1);
  1440. IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2);
  1441. IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1);
  1442. IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2);
  1443. IWL_ERR(priv, "0x%08X | data1\n", table.data1);
  1444. IWL_ERR(priv, "0x%08X | data2\n", table.data2);
  1445. IWL_ERR(priv, "0x%08X | line\n", table.line);
  1446. IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time);
  1447. IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low);
  1448. IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi);
  1449. IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1);
  1450. IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2);
  1451. IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3);
  1452. IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver);
  1453. IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver);
  1454. IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver);
  1455. IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd);
  1456. }
  1457. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1458. /**
  1459. * iwl_print_event_log - Dump error event log to syslog
  1460. *
  1461. */
  1462. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1463. u32 num_events, u32 mode,
  1464. int pos, char **buf, size_t bufsz)
  1465. {
  1466. u32 i;
  1467. u32 base; /* SRAM byte address of event log header */
  1468. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1469. u32 ptr; /* SRAM byte address of log data */
  1470. u32 ev, time, data; /* event log data */
  1471. unsigned long reg_flags;
  1472. if (num_events == 0)
  1473. return pos;
  1474. base = priv->device_pointers.log_event_table;
  1475. if (priv->ucode_type == IWL_UCODE_INIT) {
  1476. if (!base)
  1477. base = priv->_agn.init_evtlog_ptr;
  1478. } else {
  1479. if (!base)
  1480. base = priv->_agn.inst_evtlog_ptr;
  1481. }
  1482. if (mode == 0)
  1483. event_size = 2 * sizeof(u32);
  1484. else
  1485. event_size = 3 * sizeof(u32);
  1486. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1487. /* Make sure device is powered up for SRAM reads */
  1488. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1489. iwl_grab_nic_access(priv);
  1490. /* Set starting address; reads will auto-increment */
  1491. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1492. rmb();
  1493. /* "time" is actually "data" for mode 0 (no timestamp).
  1494. * place event id # at far right for easier visual parsing. */
  1495. for (i = 0; i < num_events; i++) {
  1496. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1497. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1498. if (mode == 0) {
  1499. /* data, ev */
  1500. if (bufsz) {
  1501. pos += scnprintf(*buf + pos, bufsz - pos,
  1502. "EVT_LOG:0x%08x:%04u\n",
  1503. time, ev);
  1504. } else {
  1505. trace_iwlwifi_dev_ucode_event(priv, 0,
  1506. time, ev);
  1507. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1508. time, ev);
  1509. }
  1510. } else {
  1511. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1512. if (bufsz) {
  1513. pos += scnprintf(*buf + pos, bufsz - pos,
  1514. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1515. time, data, ev);
  1516. } else {
  1517. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1518. time, data, ev);
  1519. trace_iwlwifi_dev_ucode_event(priv, time,
  1520. data, ev);
  1521. }
  1522. }
  1523. }
  1524. /* Allow device to power down */
  1525. iwl_release_nic_access(priv);
  1526. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1527. return pos;
  1528. }
  1529. /**
  1530. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1531. */
  1532. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1533. u32 num_wraps, u32 next_entry,
  1534. u32 size, u32 mode,
  1535. int pos, char **buf, size_t bufsz)
  1536. {
  1537. /*
  1538. * display the newest DEFAULT_LOG_ENTRIES entries
  1539. * i.e the entries just before the next ont that uCode would fill.
  1540. */
  1541. if (num_wraps) {
  1542. if (next_entry < size) {
  1543. pos = iwl_print_event_log(priv,
  1544. capacity - (size - next_entry),
  1545. size - next_entry, mode,
  1546. pos, buf, bufsz);
  1547. pos = iwl_print_event_log(priv, 0,
  1548. next_entry, mode,
  1549. pos, buf, bufsz);
  1550. } else
  1551. pos = iwl_print_event_log(priv, next_entry - size,
  1552. size, mode, pos, buf, bufsz);
  1553. } else {
  1554. if (next_entry < size) {
  1555. pos = iwl_print_event_log(priv, 0, next_entry,
  1556. mode, pos, buf, bufsz);
  1557. } else {
  1558. pos = iwl_print_event_log(priv, next_entry - size,
  1559. size, mode, pos, buf, bufsz);
  1560. }
  1561. }
  1562. return pos;
  1563. }
  1564. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1565. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1566. char **buf, bool display)
  1567. {
  1568. u32 base; /* SRAM byte address of event log header */
  1569. u32 capacity; /* event log capacity in # entries */
  1570. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1571. u32 num_wraps; /* # times uCode wrapped to top of log */
  1572. u32 next_entry; /* index of next entry to be written by uCode */
  1573. u32 size; /* # entries that we'll print */
  1574. u32 logsize;
  1575. int pos = 0;
  1576. size_t bufsz = 0;
  1577. base = priv->device_pointers.log_event_table;
  1578. if (priv->ucode_type == IWL_UCODE_INIT) {
  1579. logsize = priv->_agn.init_evtlog_size;
  1580. if (!base)
  1581. base = priv->_agn.init_evtlog_ptr;
  1582. } else {
  1583. logsize = priv->_agn.inst_evtlog_size;
  1584. if (!base)
  1585. base = priv->_agn.inst_evtlog_ptr;
  1586. }
  1587. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1588. IWL_ERR(priv,
  1589. "Invalid event log pointer 0x%08X for %s uCode\n",
  1590. base,
  1591. (priv->ucode_type == IWL_UCODE_INIT)
  1592. ? "Init" : "RT");
  1593. return -EINVAL;
  1594. }
  1595. /* event log header */
  1596. capacity = iwl_read_targ_mem(priv, base);
  1597. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1598. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1599. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1600. if (capacity > logsize) {
  1601. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1602. capacity, logsize);
  1603. capacity = logsize;
  1604. }
  1605. if (next_entry > logsize) {
  1606. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1607. next_entry, logsize);
  1608. next_entry = logsize;
  1609. }
  1610. size = num_wraps ? capacity : next_entry;
  1611. /* bail out if nothing in log */
  1612. if (size == 0) {
  1613. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1614. return pos;
  1615. }
  1616. /* enable/disable bt channel inhibition */
  1617. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  1618. #ifdef CONFIG_IWLWIFI_DEBUG
  1619. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1620. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1621. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1622. #else
  1623. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1624. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1625. #endif
  1626. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1627. size);
  1628. #ifdef CONFIG_IWLWIFI_DEBUG
  1629. if (display) {
  1630. if (full_log)
  1631. bufsz = capacity * 48;
  1632. else
  1633. bufsz = size * 48;
  1634. *buf = kmalloc(bufsz, GFP_KERNEL);
  1635. if (!*buf)
  1636. return -ENOMEM;
  1637. }
  1638. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1639. /*
  1640. * if uCode has wrapped back to top of log,
  1641. * start at the oldest entry,
  1642. * i.e the next one that uCode would fill.
  1643. */
  1644. if (num_wraps)
  1645. pos = iwl_print_event_log(priv, next_entry,
  1646. capacity - next_entry, mode,
  1647. pos, buf, bufsz);
  1648. /* (then/else) start at top of log */
  1649. pos = iwl_print_event_log(priv, 0,
  1650. next_entry, mode, pos, buf, bufsz);
  1651. } else
  1652. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1653. next_entry, size, mode,
  1654. pos, buf, bufsz);
  1655. #else
  1656. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1657. next_entry, size, mode,
  1658. pos, buf, bufsz);
  1659. #endif
  1660. return pos;
  1661. }
  1662. static void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1663. {
  1664. struct iwl_ct_kill_config cmd;
  1665. struct iwl_ct_kill_throttling_config adv_cmd;
  1666. unsigned long flags;
  1667. int ret = 0;
  1668. spin_lock_irqsave(&priv->lock, flags);
  1669. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1670. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1671. spin_unlock_irqrestore(&priv->lock, flags);
  1672. priv->thermal_throttle.ct_kill_toggle = false;
  1673. if (priv->cfg->base_params->support_ct_kill_exit) {
  1674. adv_cmd.critical_temperature_enter =
  1675. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1676. adv_cmd.critical_temperature_exit =
  1677. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1678. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1679. sizeof(adv_cmd), &adv_cmd);
  1680. if (ret)
  1681. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1682. else
  1683. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1684. "succeeded, "
  1685. "critical temperature enter is %d,"
  1686. "exit is %d\n",
  1687. priv->hw_params.ct_kill_threshold,
  1688. priv->hw_params.ct_kill_exit_threshold);
  1689. } else {
  1690. cmd.critical_temperature_R =
  1691. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1692. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1693. sizeof(cmd), &cmd);
  1694. if (ret)
  1695. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1696. else
  1697. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1698. "succeeded, "
  1699. "critical temperature is %d\n",
  1700. priv->hw_params.ct_kill_threshold);
  1701. }
  1702. }
  1703. static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg)
  1704. {
  1705. struct iwl_calib_cfg_cmd calib_cfg_cmd;
  1706. struct iwl_host_cmd cmd = {
  1707. .id = CALIBRATION_CFG_CMD,
  1708. .len = { sizeof(struct iwl_calib_cfg_cmd), },
  1709. .data = { &calib_cfg_cmd, },
  1710. };
  1711. memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd));
  1712. calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_INIT_CFG_ALL;
  1713. calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg);
  1714. return iwl_send_cmd(priv, &cmd);
  1715. }
  1716. /**
  1717. * iwl_alive_start - called after REPLY_ALIVE notification received
  1718. * from protocol/runtime uCode (initialization uCode's
  1719. * Alive gets handled by iwl_init_alive_start()).
  1720. */
  1721. int iwl_alive_start(struct iwl_priv *priv)
  1722. {
  1723. int ret = 0;
  1724. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  1725. iwl_reset_ict(priv);
  1726. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1727. /* After the ALIVE response, we can send host commands to the uCode */
  1728. set_bit(STATUS_ALIVE, &priv->status);
  1729. /* Enable watchdog to monitor the driver tx queues */
  1730. iwl_setup_watchdog(priv);
  1731. if (iwl_is_rfkill(priv))
  1732. return -ERFKILL;
  1733. /* download priority table before any calibration request */
  1734. if (priv->cfg->bt_params &&
  1735. priv->cfg->bt_params->advanced_bt_coexist) {
  1736. /* Configure Bluetooth device coexistence support */
  1737. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  1738. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  1739. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  1740. iwlagn_send_advance_bt_config(priv);
  1741. priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS;
  1742. iwlagn_send_prio_tbl(priv);
  1743. /* FIXME: w/a to force change uCode BT state machine */
  1744. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN,
  1745. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1746. if (ret)
  1747. return ret;
  1748. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE,
  1749. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1750. if (ret)
  1751. return ret;
  1752. } else {
  1753. /*
  1754. * default is 2-wire BT coexexistence support
  1755. */
  1756. iwl_send_bt_config(priv);
  1757. }
  1758. if (priv->hw_params.calib_rt_cfg)
  1759. iwlagn_send_calib_cfg_rt(priv, priv->hw_params.calib_rt_cfg);
  1760. ieee80211_wake_queues(priv->hw);
  1761. priv->active_rate = IWL_RATES_MASK;
  1762. /* Configure Tx antenna selection based on H/W config */
  1763. iwlagn_send_tx_ant_config(priv, priv->cfg->valid_tx_ant);
  1764. if (iwl_is_associated_ctx(ctx)) {
  1765. struct iwl_rxon_cmd *active_rxon =
  1766. (struct iwl_rxon_cmd *)&ctx->active;
  1767. /* apply any changes in staging */
  1768. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1769. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1770. } else {
  1771. struct iwl_rxon_context *tmp;
  1772. /* Initialize our rx_config data */
  1773. for_each_context(priv, tmp)
  1774. iwl_connection_init_rx_config(priv, tmp);
  1775. iwlagn_set_rxon_chain(priv, ctx);
  1776. }
  1777. iwl_reset_run_time_calib(priv);
  1778. set_bit(STATUS_READY, &priv->status);
  1779. /* Configure the adapter for unassociated operation */
  1780. ret = iwlagn_commit_rxon(priv, ctx);
  1781. if (ret)
  1782. return ret;
  1783. /* At this point, the NIC is initialized and operational */
  1784. iwl_rf_kill_ct_config(priv);
  1785. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1786. return iwl_power_update_mode(priv, true);
  1787. }
  1788. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1789. static void __iwl_down(struct iwl_priv *priv)
  1790. {
  1791. int exit_pending;
  1792. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1793. iwl_scan_cancel_timeout(priv, 200);
  1794. exit_pending = test_and_set_bit(STATUS_EXIT_PENDING, &priv->status);
  1795. /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set
  1796. * to prevent rearm timer */
  1797. del_timer_sync(&priv->watchdog);
  1798. iwl_clear_ucode_stations(priv, NULL);
  1799. iwl_dealloc_bcast_stations(priv);
  1800. iwl_clear_driver_stations(priv);
  1801. /* reset BT coex data */
  1802. priv->bt_status = 0;
  1803. if (priv->cfg->bt_params)
  1804. priv->bt_traffic_load =
  1805. priv->cfg->bt_params->bt_init_traffic_load;
  1806. else
  1807. priv->bt_traffic_load = 0;
  1808. priv->bt_full_concurrent = false;
  1809. priv->bt_ci_compliance = 0;
  1810. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1811. * exiting the module */
  1812. if (!exit_pending)
  1813. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1814. if (priv->mac80211_registered)
  1815. ieee80211_stop_queues(priv->hw);
  1816. /* Clear out all status bits but a few that are stable across reset */
  1817. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1818. STATUS_RF_KILL_HW |
  1819. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1820. STATUS_GEO_CONFIGURED |
  1821. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1822. STATUS_FW_ERROR |
  1823. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1824. STATUS_EXIT_PENDING;
  1825. iwlagn_stop_device(priv);
  1826. dev_kfree_skb(priv->beacon_skb);
  1827. priv->beacon_skb = NULL;
  1828. }
  1829. static void iwl_down(struct iwl_priv *priv)
  1830. {
  1831. mutex_lock(&priv->mutex);
  1832. __iwl_down(priv);
  1833. mutex_unlock(&priv->mutex);
  1834. iwl_cancel_deferred_work(priv);
  1835. }
  1836. #define HW_READY_TIMEOUT (50)
  1837. /* Note: returns poll_bit return value, which is >= 0 if success */
  1838. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1839. {
  1840. int ret;
  1841. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1842. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1843. /* See if we got it */
  1844. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1845. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1846. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1847. HW_READY_TIMEOUT);
  1848. IWL_DEBUG_INFO(priv, "hardware%s ready\n", ret < 0 ? " not" : "");
  1849. return ret;
  1850. }
  1851. /* Note: returns standard 0/-ERROR code */
  1852. int iwl_prepare_card_hw(struct iwl_priv *priv)
  1853. {
  1854. int ret;
  1855. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  1856. ret = iwl_set_hw_ready(priv);
  1857. if (ret >= 0)
  1858. return 0;
  1859. /* If HW is not ready, prepare the conditions to check again */
  1860. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1861. CSR_HW_IF_CONFIG_REG_PREPARE);
  1862. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1863. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1864. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1865. if (ret < 0)
  1866. return ret;
  1867. /* HW should be ready by now, check again. */
  1868. ret = iwl_set_hw_ready(priv);
  1869. if (ret >= 0)
  1870. return 0;
  1871. return ret;
  1872. }
  1873. #define MAX_HW_RESTARTS 5
  1874. static int __iwl_up(struct iwl_priv *priv)
  1875. {
  1876. struct iwl_rxon_context *ctx;
  1877. int ret;
  1878. lockdep_assert_held(&priv->mutex);
  1879. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1880. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1881. return -EIO;
  1882. }
  1883. for_each_context(priv, ctx) {
  1884. ret = iwlagn_alloc_bcast_station(priv, ctx);
  1885. if (ret) {
  1886. iwl_dealloc_bcast_stations(priv);
  1887. return ret;
  1888. }
  1889. }
  1890. ret = iwlagn_run_init_ucode(priv);
  1891. if (ret) {
  1892. IWL_ERR(priv, "Failed to run INIT ucode: %d\n", ret);
  1893. goto error;
  1894. }
  1895. ret = iwlagn_load_ucode_wait_alive(priv,
  1896. &priv->ucode_rt,
  1897. IWL_UCODE_REGULAR);
  1898. if (ret) {
  1899. IWL_ERR(priv, "Failed to start RT ucode: %d\n", ret);
  1900. goto error;
  1901. }
  1902. ret = iwl_alive_start(priv);
  1903. if (ret)
  1904. goto error;
  1905. return 0;
  1906. error:
  1907. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1908. __iwl_down(priv);
  1909. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1910. IWL_ERR(priv, "Unable to initialize device.\n");
  1911. return ret;
  1912. }
  1913. /*****************************************************************************
  1914. *
  1915. * Workqueue callbacks
  1916. *
  1917. *****************************************************************************/
  1918. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1919. {
  1920. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1921. run_time_calib_work);
  1922. mutex_lock(&priv->mutex);
  1923. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1924. test_bit(STATUS_SCANNING, &priv->status)) {
  1925. mutex_unlock(&priv->mutex);
  1926. return;
  1927. }
  1928. if (priv->start_calib) {
  1929. iwl_chain_noise_calibration(priv);
  1930. iwl_sensitivity_calibration(priv);
  1931. }
  1932. mutex_unlock(&priv->mutex);
  1933. }
  1934. static void iwlagn_prepare_restart(struct iwl_priv *priv)
  1935. {
  1936. struct iwl_rxon_context *ctx;
  1937. bool bt_full_concurrent;
  1938. u8 bt_ci_compliance;
  1939. u8 bt_load;
  1940. u8 bt_status;
  1941. lockdep_assert_held(&priv->mutex);
  1942. for_each_context(priv, ctx)
  1943. ctx->vif = NULL;
  1944. priv->is_open = 0;
  1945. /*
  1946. * __iwl_down() will clear the BT status variables,
  1947. * which is correct, but when we restart we really
  1948. * want to keep them so restore them afterwards.
  1949. *
  1950. * The restart process will later pick them up and
  1951. * re-configure the hw when we reconfigure the BT
  1952. * command.
  1953. */
  1954. bt_full_concurrent = priv->bt_full_concurrent;
  1955. bt_ci_compliance = priv->bt_ci_compliance;
  1956. bt_load = priv->bt_traffic_load;
  1957. bt_status = priv->bt_status;
  1958. __iwl_down(priv);
  1959. priv->bt_full_concurrent = bt_full_concurrent;
  1960. priv->bt_ci_compliance = bt_ci_compliance;
  1961. priv->bt_traffic_load = bt_load;
  1962. priv->bt_status = bt_status;
  1963. }
  1964. static void iwl_bg_restart(struct work_struct *data)
  1965. {
  1966. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1967. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1968. return;
  1969. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  1970. mutex_lock(&priv->mutex);
  1971. iwlagn_prepare_restart(priv);
  1972. mutex_unlock(&priv->mutex);
  1973. iwl_cancel_deferred_work(priv);
  1974. ieee80211_restart_hw(priv->hw);
  1975. } else {
  1976. WARN_ON(1);
  1977. }
  1978. }
  1979. static void iwl_bg_rx_replenish(struct work_struct *data)
  1980. {
  1981. struct iwl_priv *priv =
  1982. container_of(data, struct iwl_priv, rx_replenish);
  1983. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1984. return;
  1985. mutex_lock(&priv->mutex);
  1986. iwlagn_rx_replenish(priv);
  1987. mutex_unlock(&priv->mutex);
  1988. }
  1989. static int iwl_mac_offchannel_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  1990. struct ieee80211_channel *chan,
  1991. enum nl80211_channel_type channel_type,
  1992. unsigned int wait)
  1993. {
  1994. struct iwl_priv *priv = hw->priv;
  1995. int ret;
  1996. /* Not supported if we don't have PAN */
  1997. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN))) {
  1998. ret = -EOPNOTSUPP;
  1999. goto free;
  2000. }
  2001. /* Not supported on pre-P2P firmware */
  2002. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  2003. BIT(NL80211_IFTYPE_P2P_CLIENT))) {
  2004. ret = -EOPNOTSUPP;
  2005. goto free;
  2006. }
  2007. mutex_lock(&priv->mutex);
  2008. if (!priv->contexts[IWL_RXON_CTX_PAN].is_active) {
  2009. /*
  2010. * If the PAN context is free, use the normal
  2011. * way of doing remain-on-channel offload + TX.
  2012. */
  2013. ret = 1;
  2014. goto out;
  2015. }
  2016. /* TODO: queue up if scanning? */
  2017. if (test_bit(STATUS_SCANNING, &priv->status) ||
  2018. priv->_agn.offchan_tx_skb) {
  2019. ret = -EBUSY;
  2020. goto out;
  2021. }
  2022. /*
  2023. * max_scan_ie_len doesn't include the blank SSID or the header,
  2024. * so need to add that again here.
  2025. */
  2026. if (skb->len > hw->wiphy->max_scan_ie_len + 24 + 2) {
  2027. ret = -ENOBUFS;
  2028. goto out;
  2029. }
  2030. priv->_agn.offchan_tx_skb = skb;
  2031. priv->_agn.offchan_tx_timeout = wait;
  2032. priv->_agn.offchan_tx_chan = chan;
  2033. ret = iwl_scan_initiate(priv, priv->contexts[IWL_RXON_CTX_PAN].vif,
  2034. IWL_SCAN_OFFCH_TX, chan->band);
  2035. if (ret)
  2036. priv->_agn.offchan_tx_skb = NULL;
  2037. out:
  2038. mutex_unlock(&priv->mutex);
  2039. free:
  2040. if (ret < 0)
  2041. kfree_skb(skb);
  2042. return ret;
  2043. }
  2044. static int iwl_mac_offchannel_tx_cancel_wait(struct ieee80211_hw *hw)
  2045. {
  2046. struct iwl_priv *priv = hw->priv;
  2047. int ret;
  2048. mutex_lock(&priv->mutex);
  2049. if (!priv->_agn.offchan_tx_skb) {
  2050. ret = -EINVAL;
  2051. goto unlock;
  2052. }
  2053. priv->_agn.offchan_tx_skb = NULL;
  2054. ret = iwl_scan_cancel_timeout(priv, 200);
  2055. if (ret)
  2056. ret = -EIO;
  2057. unlock:
  2058. mutex_unlock(&priv->mutex);
  2059. return ret;
  2060. }
  2061. /*****************************************************************************
  2062. *
  2063. * mac80211 entry point functions
  2064. *
  2065. *****************************************************************************/
  2066. static const struct ieee80211_iface_limit iwlagn_sta_ap_limits[] = {
  2067. {
  2068. .max = 1,
  2069. .types = BIT(NL80211_IFTYPE_STATION),
  2070. },
  2071. {
  2072. .max = 1,
  2073. .types = BIT(NL80211_IFTYPE_AP),
  2074. },
  2075. };
  2076. static const struct ieee80211_iface_limit iwlagn_2sta_limits[] = {
  2077. {
  2078. .max = 2,
  2079. .types = BIT(NL80211_IFTYPE_STATION),
  2080. },
  2081. };
  2082. static const struct ieee80211_iface_limit iwlagn_p2p_sta_go_limits[] = {
  2083. {
  2084. .max = 1,
  2085. .types = BIT(NL80211_IFTYPE_STATION),
  2086. },
  2087. {
  2088. .max = 1,
  2089. .types = BIT(NL80211_IFTYPE_P2P_GO) |
  2090. BIT(NL80211_IFTYPE_AP),
  2091. },
  2092. };
  2093. static const struct ieee80211_iface_limit iwlagn_p2p_2sta_limits[] = {
  2094. {
  2095. .max = 2,
  2096. .types = BIT(NL80211_IFTYPE_STATION),
  2097. },
  2098. {
  2099. .max = 1,
  2100. .types = BIT(NL80211_IFTYPE_P2P_CLIENT),
  2101. },
  2102. };
  2103. static const struct ieee80211_iface_combination
  2104. iwlagn_iface_combinations_dualmode[] = {
  2105. { .num_different_channels = 1,
  2106. .max_interfaces = 2,
  2107. .beacon_int_infra_match = true,
  2108. .limits = iwlagn_sta_ap_limits,
  2109. .n_limits = ARRAY_SIZE(iwlagn_sta_ap_limits),
  2110. },
  2111. { .num_different_channels = 1,
  2112. .max_interfaces = 2,
  2113. .limits = iwlagn_2sta_limits,
  2114. .n_limits = ARRAY_SIZE(iwlagn_2sta_limits),
  2115. },
  2116. };
  2117. static const struct ieee80211_iface_combination
  2118. iwlagn_iface_combinations_p2p[] = {
  2119. { .num_different_channels = 1,
  2120. .max_interfaces = 2,
  2121. .beacon_int_infra_match = true,
  2122. .limits = iwlagn_p2p_sta_go_limits,
  2123. .n_limits = ARRAY_SIZE(iwlagn_p2p_sta_go_limits),
  2124. },
  2125. { .num_different_channels = 1,
  2126. .max_interfaces = 2,
  2127. .limits = iwlagn_p2p_2sta_limits,
  2128. .n_limits = ARRAY_SIZE(iwlagn_p2p_2sta_limits),
  2129. },
  2130. };
  2131. /*
  2132. * Not a mac80211 entry point function, but it fits in with all the
  2133. * other mac80211 functions grouped here.
  2134. */
  2135. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2136. struct iwlagn_ucode_capabilities *capa)
  2137. {
  2138. int ret;
  2139. struct ieee80211_hw *hw = priv->hw;
  2140. struct iwl_rxon_context *ctx;
  2141. hw->rate_control_algorithm = "iwl-agn-rs";
  2142. /* Tell mac80211 our characteristics */
  2143. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2144. IEEE80211_HW_AMPDU_AGGREGATION |
  2145. IEEE80211_HW_NEED_DTIM_PERIOD |
  2146. IEEE80211_HW_SPECTRUM_MGMT |
  2147. IEEE80211_HW_REPORTS_TX_ACK_STATUS;
  2148. hw->max_tx_aggregation_subframes = LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2149. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2150. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2151. if (priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE)
  2152. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2153. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2154. if (capa->flags & IWL_UCODE_TLV_FLAGS_MFP)
  2155. hw->flags |= IEEE80211_HW_MFP_CAPABLE;
  2156. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2157. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2158. for_each_context(priv, ctx) {
  2159. hw->wiphy->interface_modes |= ctx->interface_modes;
  2160. hw->wiphy->interface_modes |= ctx->exclusive_interface_modes;
  2161. }
  2162. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2163. if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_P2P_CLIENT)) {
  2164. hw->wiphy->iface_combinations = iwlagn_iface_combinations_p2p;
  2165. hw->wiphy->n_iface_combinations =
  2166. ARRAY_SIZE(iwlagn_iface_combinations_p2p);
  2167. } else if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_AP)) {
  2168. hw->wiphy->iface_combinations = iwlagn_iface_combinations_dualmode;
  2169. hw->wiphy->n_iface_combinations =
  2170. ARRAY_SIZE(iwlagn_iface_combinations_dualmode);
  2171. }
  2172. hw->wiphy->max_remain_on_channel_duration = 1000;
  2173. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2174. WIPHY_FLAG_DISABLE_BEACON_HINTS |
  2175. WIPHY_FLAG_IBSS_RSN;
  2176. if (iwlagn_mod_params.power_save)
  2177. hw->wiphy->flags |= WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2178. else
  2179. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2180. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2181. /* we create the 802.11 header and a zero-length SSID element */
  2182. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2183. /* Default value; 4 EDCA QOS priorities */
  2184. hw->queues = 4;
  2185. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2186. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2187. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2188. &priv->bands[IEEE80211_BAND_2GHZ];
  2189. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2190. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2191. &priv->bands[IEEE80211_BAND_5GHZ];
  2192. iwl_leds_init(priv);
  2193. ret = ieee80211_register_hw(priv->hw);
  2194. if (ret) {
  2195. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2196. return ret;
  2197. }
  2198. priv->mac80211_registered = 1;
  2199. return 0;
  2200. }
  2201. static int iwlagn_mac_start(struct ieee80211_hw *hw)
  2202. {
  2203. struct iwl_priv *priv = hw->priv;
  2204. int ret;
  2205. IWL_DEBUG_MAC80211(priv, "enter\n");
  2206. /* we should be verifying the device is ready to be opened */
  2207. mutex_lock(&priv->mutex);
  2208. ret = __iwl_up(priv);
  2209. mutex_unlock(&priv->mutex);
  2210. if (ret)
  2211. return ret;
  2212. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2213. /* Now we should be done, and the READY bit should be set. */
  2214. if (WARN_ON(!test_bit(STATUS_READY, &priv->status)))
  2215. ret = -EIO;
  2216. iwlagn_led_enable(priv);
  2217. priv->is_open = 1;
  2218. IWL_DEBUG_MAC80211(priv, "leave\n");
  2219. return 0;
  2220. }
  2221. static void iwlagn_mac_stop(struct ieee80211_hw *hw)
  2222. {
  2223. struct iwl_priv *priv = hw->priv;
  2224. IWL_DEBUG_MAC80211(priv, "enter\n");
  2225. if (!priv->is_open)
  2226. return;
  2227. priv->is_open = 0;
  2228. iwl_down(priv);
  2229. flush_workqueue(priv->workqueue);
  2230. /* User space software may expect getting rfkill changes
  2231. * even if interface is down */
  2232. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2233. iwl_enable_rfkill_int(priv);
  2234. IWL_DEBUG_MAC80211(priv, "leave\n");
  2235. }
  2236. static void iwlagn_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2237. {
  2238. struct iwl_priv *priv = hw->priv;
  2239. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2240. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2241. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2242. if (iwlagn_tx_skb(priv, skb))
  2243. dev_kfree_skb_any(skb);
  2244. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2245. }
  2246. static void iwlagn_mac_update_tkip_key(struct ieee80211_hw *hw,
  2247. struct ieee80211_vif *vif,
  2248. struct ieee80211_key_conf *keyconf,
  2249. struct ieee80211_sta *sta,
  2250. u32 iv32, u16 *phase1key)
  2251. {
  2252. struct iwl_priv *priv = hw->priv;
  2253. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2254. IWL_DEBUG_MAC80211(priv, "enter\n");
  2255. iwl_update_tkip_key(priv, vif_priv->ctx, keyconf, sta,
  2256. iv32, phase1key);
  2257. IWL_DEBUG_MAC80211(priv, "leave\n");
  2258. }
  2259. static int iwlagn_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2260. struct ieee80211_vif *vif,
  2261. struct ieee80211_sta *sta,
  2262. struct ieee80211_key_conf *key)
  2263. {
  2264. struct iwl_priv *priv = hw->priv;
  2265. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2266. struct iwl_rxon_context *ctx = vif_priv->ctx;
  2267. int ret;
  2268. u8 sta_id;
  2269. bool is_default_wep_key = false;
  2270. IWL_DEBUG_MAC80211(priv, "enter\n");
  2271. if (iwlagn_mod_params.sw_crypto) {
  2272. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2273. return -EOPNOTSUPP;
  2274. }
  2275. /*
  2276. * To support IBSS RSN, don't program group keys in IBSS, the
  2277. * hardware will then not attempt to decrypt the frames.
  2278. */
  2279. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2280. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE))
  2281. return -EOPNOTSUPP;
  2282. sta_id = iwl_sta_id_or_broadcast(priv, vif_priv->ctx, sta);
  2283. if (sta_id == IWL_INVALID_STATION)
  2284. return -EINVAL;
  2285. mutex_lock(&priv->mutex);
  2286. iwl_scan_cancel_timeout(priv, 100);
  2287. /*
  2288. * If we are getting WEP group key and we didn't receive any key mapping
  2289. * so far, we are in legacy wep mode (group key only), otherwise we are
  2290. * in 1X mode.
  2291. * In legacy wep mode, we use another host command to the uCode.
  2292. */
  2293. if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  2294. key->cipher == WLAN_CIPHER_SUITE_WEP104) &&
  2295. !sta) {
  2296. if (cmd == SET_KEY)
  2297. is_default_wep_key = !ctx->key_mapping_keys;
  2298. else
  2299. is_default_wep_key =
  2300. (key->hw_key_idx == HW_KEY_DEFAULT);
  2301. }
  2302. switch (cmd) {
  2303. case SET_KEY:
  2304. if (is_default_wep_key)
  2305. ret = iwl_set_default_wep_key(priv, vif_priv->ctx, key);
  2306. else
  2307. ret = iwl_set_dynamic_key(priv, vif_priv->ctx,
  2308. key, sta_id);
  2309. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2310. break;
  2311. case DISABLE_KEY:
  2312. if (is_default_wep_key)
  2313. ret = iwl_remove_default_wep_key(priv, ctx, key);
  2314. else
  2315. ret = iwl_remove_dynamic_key(priv, ctx, key, sta_id);
  2316. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2317. break;
  2318. default:
  2319. ret = -EINVAL;
  2320. }
  2321. mutex_unlock(&priv->mutex);
  2322. IWL_DEBUG_MAC80211(priv, "leave\n");
  2323. return ret;
  2324. }
  2325. static int iwlagn_mac_ampdu_action(struct ieee80211_hw *hw,
  2326. struct ieee80211_vif *vif,
  2327. enum ieee80211_ampdu_mlme_action action,
  2328. struct ieee80211_sta *sta, u16 tid, u16 *ssn,
  2329. u8 buf_size)
  2330. {
  2331. struct iwl_priv *priv = hw->priv;
  2332. int ret = -EINVAL;
  2333. struct iwl_station_priv *sta_priv = (void *) sta->drv_priv;
  2334. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2335. sta->addr, tid);
  2336. if (!(priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE))
  2337. return -EACCES;
  2338. mutex_lock(&priv->mutex);
  2339. switch (action) {
  2340. case IEEE80211_AMPDU_RX_START:
  2341. IWL_DEBUG_HT(priv, "start Rx\n");
  2342. ret = iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2343. break;
  2344. case IEEE80211_AMPDU_RX_STOP:
  2345. IWL_DEBUG_HT(priv, "stop Rx\n");
  2346. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2347. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2348. ret = 0;
  2349. break;
  2350. case IEEE80211_AMPDU_TX_START:
  2351. IWL_DEBUG_HT(priv, "start Tx\n");
  2352. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2353. if (ret == 0) {
  2354. priv->_agn.agg_tids_count++;
  2355. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2356. priv->_agn.agg_tids_count);
  2357. }
  2358. break;
  2359. case IEEE80211_AMPDU_TX_STOP:
  2360. IWL_DEBUG_HT(priv, "stop Tx\n");
  2361. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2362. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2363. priv->_agn.agg_tids_count--;
  2364. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2365. priv->_agn.agg_tids_count);
  2366. }
  2367. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2368. ret = 0;
  2369. if (priv->cfg->ht_params &&
  2370. priv->cfg->ht_params->use_rts_for_aggregation) {
  2371. /*
  2372. * switch off RTS/CTS if it was previously enabled
  2373. */
  2374. sta_priv->lq_sta.lq.general_params.flags &=
  2375. ~LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2376. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2377. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2378. }
  2379. break;
  2380. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2381. buf_size = min_t(int, buf_size, LINK_QUAL_AGG_FRAME_LIMIT_DEF);
  2382. iwlagn_txq_agg_queue_setup(priv, sta, tid, buf_size);
  2383. /*
  2384. * If the limit is 0, then it wasn't initialised yet,
  2385. * use the default. We can do that since we take the
  2386. * minimum below, and we don't want to go above our
  2387. * default due to hardware restrictions.
  2388. */
  2389. if (sta_priv->max_agg_bufsize == 0)
  2390. sta_priv->max_agg_bufsize =
  2391. LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2392. /*
  2393. * Even though in theory the peer could have different
  2394. * aggregation reorder buffer sizes for different sessions,
  2395. * our ucode doesn't allow for that and has a global limit
  2396. * for each station. Therefore, use the minimum of all the
  2397. * aggregation sessions and our default value.
  2398. */
  2399. sta_priv->max_agg_bufsize =
  2400. min(sta_priv->max_agg_bufsize, buf_size);
  2401. if (priv->cfg->ht_params &&
  2402. priv->cfg->ht_params->use_rts_for_aggregation) {
  2403. /*
  2404. * switch to RTS/CTS if it is the prefer protection
  2405. * method for HT traffic
  2406. */
  2407. sta_priv->lq_sta.lq.general_params.flags |=
  2408. LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2409. }
  2410. sta_priv->lq_sta.lq.agg_params.agg_frame_cnt_limit =
  2411. sta_priv->max_agg_bufsize;
  2412. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2413. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2414. IWL_INFO(priv, "Tx aggregation enabled on ra = %pM tid = %d\n",
  2415. sta->addr, tid);
  2416. ret = 0;
  2417. break;
  2418. }
  2419. mutex_unlock(&priv->mutex);
  2420. return ret;
  2421. }
  2422. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2423. struct ieee80211_vif *vif,
  2424. struct ieee80211_sta *sta)
  2425. {
  2426. struct iwl_priv *priv = hw->priv;
  2427. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2428. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2429. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2430. int ret;
  2431. u8 sta_id;
  2432. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2433. sta->addr);
  2434. mutex_lock(&priv->mutex);
  2435. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2436. sta->addr);
  2437. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2438. atomic_set(&sta_priv->pending_frames, 0);
  2439. if (vif->type == NL80211_IFTYPE_AP)
  2440. sta_priv->client = true;
  2441. ret = iwl_add_station_common(priv, vif_priv->ctx, sta->addr,
  2442. is_ap, sta, &sta_id);
  2443. if (ret) {
  2444. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2445. sta->addr, ret);
  2446. /* Should we return success if return code is EEXIST ? */
  2447. mutex_unlock(&priv->mutex);
  2448. return ret;
  2449. }
  2450. sta_priv->common.sta_id = sta_id;
  2451. /* Initialize rate scaling */
  2452. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2453. sta->addr);
  2454. iwl_rs_rate_init(priv, sta, sta_id);
  2455. mutex_unlock(&priv->mutex);
  2456. return 0;
  2457. }
  2458. static void iwlagn_mac_channel_switch(struct ieee80211_hw *hw,
  2459. struct ieee80211_channel_switch *ch_switch)
  2460. {
  2461. struct iwl_priv *priv = hw->priv;
  2462. const struct iwl_channel_info *ch_info;
  2463. struct ieee80211_conf *conf = &hw->conf;
  2464. struct ieee80211_channel *channel = ch_switch->channel;
  2465. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2466. /*
  2467. * MULTI-FIXME
  2468. * When we add support for multiple interfaces, we need to
  2469. * revisit this. The channel switch command in the device
  2470. * only affects the BSS context, but what does that really
  2471. * mean? And what if we get a CSA on the second interface?
  2472. * This needs a lot of work.
  2473. */
  2474. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2475. u16 ch;
  2476. IWL_DEBUG_MAC80211(priv, "enter\n");
  2477. mutex_lock(&priv->mutex);
  2478. if (iwl_is_rfkill(priv))
  2479. goto out;
  2480. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2481. test_bit(STATUS_SCANNING, &priv->status) ||
  2482. test_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status))
  2483. goto out;
  2484. if (!iwl_is_associated_ctx(ctx))
  2485. goto out;
  2486. if (!priv->cfg->ops->lib->set_channel_switch)
  2487. goto out;
  2488. ch = channel->hw_value;
  2489. if (le16_to_cpu(ctx->active.channel) == ch)
  2490. goto out;
  2491. ch_info = iwl_get_channel_info(priv, channel->band, ch);
  2492. if (!is_channel_valid(ch_info)) {
  2493. IWL_DEBUG_MAC80211(priv, "invalid channel\n");
  2494. goto out;
  2495. }
  2496. spin_lock_irq(&priv->lock);
  2497. priv->current_ht_config.smps = conf->smps_mode;
  2498. /* Configure HT40 channels */
  2499. ctx->ht.enabled = conf_is_ht(conf);
  2500. if (ctx->ht.enabled) {
  2501. if (conf_is_ht40_minus(conf)) {
  2502. ctx->ht.extension_chan_offset =
  2503. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2504. ctx->ht.is_40mhz = true;
  2505. } else if (conf_is_ht40_plus(conf)) {
  2506. ctx->ht.extension_chan_offset =
  2507. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2508. ctx->ht.is_40mhz = true;
  2509. } else {
  2510. ctx->ht.extension_chan_offset =
  2511. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2512. ctx->ht.is_40mhz = false;
  2513. }
  2514. } else
  2515. ctx->ht.is_40mhz = false;
  2516. if ((le16_to_cpu(ctx->staging.channel) != ch))
  2517. ctx->staging.flags = 0;
  2518. iwl_set_rxon_channel(priv, channel, ctx);
  2519. iwl_set_rxon_ht(priv, ht_conf);
  2520. iwl_set_flags_for_band(priv, ctx, channel->band, ctx->vif);
  2521. spin_unlock_irq(&priv->lock);
  2522. iwl_set_rate(priv);
  2523. /*
  2524. * at this point, staging_rxon has the
  2525. * configuration for channel switch
  2526. */
  2527. set_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2528. priv->switch_channel = cpu_to_le16(ch);
  2529. if (priv->cfg->ops->lib->set_channel_switch(priv, ch_switch)) {
  2530. clear_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2531. priv->switch_channel = 0;
  2532. ieee80211_chswitch_done(ctx->vif, false);
  2533. }
  2534. out:
  2535. mutex_unlock(&priv->mutex);
  2536. IWL_DEBUG_MAC80211(priv, "leave\n");
  2537. }
  2538. static void iwlagn_configure_filter(struct ieee80211_hw *hw,
  2539. unsigned int changed_flags,
  2540. unsigned int *total_flags,
  2541. u64 multicast)
  2542. {
  2543. struct iwl_priv *priv = hw->priv;
  2544. __le32 filter_or = 0, filter_nand = 0;
  2545. struct iwl_rxon_context *ctx;
  2546. #define CHK(test, flag) do { \
  2547. if (*total_flags & (test)) \
  2548. filter_or |= (flag); \
  2549. else \
  2550. filter_nand |= (flag); \
  2551. } while (0)
  2552. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  2553. changed_flags, *total_flags);
  2554. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2555. /* Setting _just_ RXON_FILTER_CTL2HOST_MSK causes FH errors */
  2556. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_PROMISC_MSK);
  2557. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2558. #undef CHK
  2559. mutex_lock(&priv->mutex);
  2560. for_each_context(priv, ctx) {
  2561. ctx->staging.filter_flags &= ~filter_nand;
  2562. ctx->staging.filter_flags |= filter_or;
  2563. /*
  2564. * Not committing directly because hardware can perform a scan,
  2565. * but we'll eventually commit the filter flags change anyway.
  2566. */
  2567. }
  2568. mutex_unlock(&priv->mutex);
  2569. /*
  2570. * Receiving all multicast frames is always enabled by the
  2571. * default flags setup in iwl_connection_init_rx_config()
  2572. * since we currently do not support programming multicast
  2573. * filters into the device.
  2574. */
  2575. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2576. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2577. }
  2578. static void iwlagn_mac_flush(struct ieee80211_hw *hw, bool drop)
  2579. {
  2580. struct iwl_priv *priv = hw->priv;
  2581. mutex_lock(&priv->mutex);
  2582. IWL_DEBUG_MAC80211(priv, "enter\n");
  2583. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2584. IWL_DEBUG_TX(priv, "Aborting flush due to device shutdown\n");
  2585. goto done;
  2586. }
  2587. if (iwl_is_rfkill(priv)) {
  2588. IWL_DEBUG_TX(priv, "Aborting flush due to RF Kill\n");
  2589. goto done;
  2590. }
  2591. /*
  2592. * mac80211 will not push any more frames for transmit
  2593. * until the flush is completed
  2594. */
  2595. if (drop) {
  2596. IWL_DEBUG_MAC80211(priv, "send flush command\n");
  2597. if (iwlagn_txfifo_flush(priv, IWL_DROP_ALL)) {
  2598. IWL_ERR(priv, "flush request fail\n");
  2599. goto done;
  2600. }
  2601. }
  2602. IWL_DEBUG_MAC80211(priv, "wait transmit/flush all frames\n");
  2603. iwlagn_wait_tx_queue_empty(priv);
  2604. done:
  2605. mutex_unlock(&priv->mutex);
  2606. IWL_DEBUG_MAC80211(priv, "leave\n");
  2607. }
  2608. static void iwlagn_disable_roc(struct iwl_priv *priv)
  2609. {
  2610. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN];
  2611. struct ieee80211_channel *chan = ACCESS_ONCE(priv->hw->conf.channel);
  2612. lockdep_assert_held(&priv->mutex);
  2613. if (!ctx->is_active)
  2614. return;
  2615. ctx->staging.dev_type = RXON_DEV_TYPE_2STA;
  2616. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2617. iwl_set_rxon_channel(priv, chan, ctx);
  2618. iwl_set_flags_for_band(priv, ctx, chan->band, NULL);
  2619. priv->_agn.hw_roc_channel = NULL;
  2620. iwlagn_commit_rxon(priv, ctx);
  2621. ctx->is_active = false;
  2622. }
  2623. static void iwlagn_bg_roc_done(struct work_struct *work)
  2624. {
  2625. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2626. _agn.hw_roc_work.work);
  2627. mutex_lock(&priv->mutex);
  2628. ieee80211_remain_on_channel_expired(priv->hw);
  2629. iwlagn_disable_roc(priv);
  2630. mutex_unlock(&priv->mutex);
  2631. }
  2632. static int iwl_mac_remain_on_channel(struct ieee80211_hw *hw,
  2633. struct ieee80211_channel *channel,
  2634. enum nl80211_channel_type channel_type,
  2635. int duration)
  2636. {
  2637. struct iwl_priv *priv = hw->priv;
  2638. int err = 0;
  2639. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2640. return -EOPNOTSUPP;
  2641. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  2642. BIT(NL80211_IFTYPE_P2P_CLIENT)))
  2643. return -EOPNOTSUPP;
  2644. mutex_lock(&priv->mutex);
  2645. if (priv->contexts[IWL_RXON_CTX_PAN].is_active ||
  2646. test_bit(STATUS_SCAN_HW, &priv->status)) {
  2647. err = -EBUSY;
  2648. goto out;
  2649. }
  2650. priv->contexts[IWL_RXON_CTX_PAN].is_active = true;
  2651. priv->_agn.hw_roc_channel = channel;
  2652. priv->_agn.hw_roc_chantype = channel_type;
  2653. priv->_agn.hw_roc_duration = DIV_ROUND_UP(duration * 1000, 1024);
  2654. iwlagn_commit_rxon(priv, &priv->contexts[IWL_RXON_CTX_PAN]);
  2655. queue_delayed_work(priv->workqueue, &priv->_agn.hw_roc_work,
  2656. msecs_to_jiffies(duration + 20));
  2657. msleep(IWL_MIN_SLOT_TIME); /* TU is almost ms */
  2658. ieee80211_ready_on_channel(priv->hw);
  2659. out:
  2660. mutex_unlock(&priv->mutex);
  2661. return err;
  2662. }
  2663. static int iwl_mac_cancel_remain_on_channel(struct ieee80211_hw *hw)
  2664. {
  2665. struct iwl_priv *priv = hw->priv;
  2666. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2667. return -EOPNOTSUPP;
  2668. cancel_delayed_work_sync(&priv->_agn.hw_roc_work);
  2669. mutex_lock(&priv->mutex);
  2670. iwlagn_disable_roc(priv);
  2671. mutex_unlock(&priv->mutex);
  2672. return 0;
  2673. }
  2674. /*****************************************************************************
  2675. *
  2676. * driver setup and teardown
  2677. *
  2678. *****************************************************************************/
  2679. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2680. {
  2681. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2682. init_waitqueue_head(&priv->wait_command_queue);
  2683. INIT_WORK(&priv->restart, iwl_bg_restart);
  2684. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2685. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2686. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2687. INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush);
  2688. INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency);
  2689. INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config);
  2690. INIT_DELAYED_WORK(&priv->_agn.hw_roc_work, iwlagn_bg_roc_done);
  2691. iwl_setup_scan_deferred_work(priv);
  2692. if (priv->cfg->ops->lib->setup_deferred_work)
  2693. priv->cfg->ops->lib->setup_deferred_work(priv);
  2694. init_timer(&priv->statistics_periodic);
  2695. priv->statistics_periodic.data = (unsigned long)priv;
  2696. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2697. init_timer(&priv->ucode_trace);
  2698. priv->ucode_trace.data = (unsigned long)priv;
  2699. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2700. init_timer(&priv->watchdog);
  2701. priv->watchdog.data = (unsigned long)priv;
  2702. priv->watchdog.function = iwl_bg_watchdog;
  2703. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2704. iwl_irq_tasklet, (unsigned long)priv);
  2705. }
  2706. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2707. {
  2708. if (priv->cfg->ops->lib->cancel_deferred_work)
  2709. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2710. cancel_work_sync(&priv->run_time_calib_work);
  2711. cancel_work_sync(&priv->beacon_update);
  2712. iwl_cancel_scan_deferred_work(priv);
  2713. cancel_work_sync(&priv->bt_full_concurrency);
  2714. cancel_work_sync(&priv->bt_runtime_config);
  2715. del_timer_sync(&priv->statistics_periodic);
  2716. del_timer_sync(&priv->ucode_trace);
  2717. }
  2718. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2719. struct ieee80211_rate *rates)
  2720. {
  2721. int i;
  2722. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2723. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2724. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2725. rates[i].hw_value_short = i;
  2726. rates[i].flags = 0;
  2727. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2728. /*
  2729. * If CCK != 1M then set short preamble rate flag.
  2730. */
  2731. rates[i].flags |=
  2732. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2733. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2734. }
  2735. }
  2736. }
  2737. static int iwl_init_drv(struct iwl_priv *priv)
  2738. {
  2739. int ret;
  2740. spin_lock_init(&priv->sta_lock);
  2741. spin_lock_init(&priv->hcmd_lock);
  2742. mutex_init(&priv->mutex);
  2743. priv->ieee_channels = NULL;
  2744. priv->ieee_rates = NULL;
  2745. priv->band = IEEE80211_BAND_2GHZ;
  2746. priv->iw_mode = NL80211_IFTYPE_STATION;
  2747. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2748. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2749. priv->_agn.agg_tids_count = 0;
  2750. /* initialize force reset */
  2751. priv->force_reset[IWL_RF_RESET].reset_duration =
  2752. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2753. priv->force_reset[IWL_FW_RESET].reset_duration =
  2754. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2755. priv->rx_statistics_jiffies = jiffies;
  2756. /* Choose which receivers/antennas to use */
  2757. iwlagn_set_rxon_chain(priv, &priv->contexts[IWL_RXON_CTX_BSS]);
  2758. iwl_init_scan_params(priv);
  2759. /* init bt coex */
  2760. if (priv->cfg->bt_params &&
  2761. priv->cfg->bt_params->advanced_bt_coexist) {
  2762. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  2763. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  2764. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  2765. priv->bt_on_thresh = BT_ON_THRESHOLD_DEF;
  2766. priv->bt_duration = BT_DURATION_LIMIT_DEF;
  2767. priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF;
  2768. }
  2769. ret = iwl_init_channel_map(priv);
  2770. if (ret) {
  2771. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2772. goto err;
  2773. }
  2774. ret = iwlcore_init_geos(priv);
  2775. if (ret) {
  2776. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2777. goto err_free_channel_map;
  2778. }
  2779. iwl_init_hw_rates(priv, priv->ieee_rates);
  2780. return 0;
  2781. err_free_channel_map:
  2782. iwl_free_channel_map(priv);
  2783. err:
  2784. return ret;
  2785. }
  2786. static void iwl_uninit_drv(struct iwl_priv *priv)
  2787. {
  2788. iwl_calib_free_results(priv);
  2789. iwlcore_free_geos(priv);
  2790. iwl_free_channel_map(priv);
  2791. kfree(priv->scan_cmd);
  2792. kfree(priv->beacon_cmd);
  2793. }
  2794. struct ieee80211_ops iwlagn_hw_ops = {
  2795. .tx = iwlagn_mac_tx,
  2796. .start = iwlagn_mac_start,
  2797. .stop = iwlagn_mac_stop,
  2798. .add_interface = iwl_mac_add_interface,
  2799. .remove_interface = iwl_mac_remove_interface,
  2800. .change_interface = iwl_mac_change_interface,
  2801. .config = iwlagn_mac_config,
  2802. .configure_filter = iwlagn_configure_filter,
  2803. .set_key = iwlagn_mac_set_key,
  2804. .update_tkip_key = iwlagn_mac_update_tkip_key,
  2805. .conf_tx = iwl_mac_conf_tx,
  2806. .bss_info_changed = iwlagn_bss_info_changed,
  2807. .ampdu_action = iwlagn_mac_ampdu_action,
  2808. .hw_scan = iwl_mac_hw_scan,
  2809. .sta_notify = iwlagn_mac_sta_notify,
  2810. .sta_add = iwlagn_mac_sta_add,
  2811. .sta_remove = iwl_mac_sta_remove,
  2812. .channel_switch = iwlagn_mac_channel_switch,
  2813. .flush = iwlagn_mac_flush,
  2814. .tx_last_beacon = iwl_mac_tx_last_beacon,
  2815. .remain_on_channel = iwl_mac_remain_on_channel,
  2816. .cancel_remain_on_channel = iwl_mac_cancel_remain_on_channel,
  2817. .offchannel_tx = iwl_mac_offchannel_tx,
  2818. .offchannel_tx_cancel_wait = iwl_mac_offchannel_tx_cancel_wait,
  2819. CFG80211_TESTMODE_CMD(iwl_testmode_cmd)
  2820. CFG80211_TESTMODE_DUMP(iwl_testmode_dump)
  2821. };
  2822. static u32 iwl_hw_detect(struct iwl_priv *priv)
  2823. {
  2824. return iwl_read32(priv, CSR_HW_REV);
  2825. }
  2826. static int iwl_set_hw_params(struct iwl_priv *priv)
  2827. {
  2828. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  2829. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  2830. if (iwlagn_mod_params.amsdu_size_8K)
  2831. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  2832. else
  2833. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  2834. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  2835. if (iwlagn_mod_params.disable_11n)
  2836. priv->cfg->sku &= ~EEPROM_SKU_CAP_11N_ENABLE;
  2837. /* Device-specific setup */
  2838. return priv->cfg->ops->lib->set_hw_params(priv);
  2839. }
  2840. static const u8 iwlagn_bss_ac_to_fifo[] = {
  2841. IWL_TX_FIFO_VO,
  2842. IWL_TX_FIFO_VI,
  2843. IWL_TX_FIFO_BE,
  2844. IWL_TX_FIFO_BK,
  2845. };
  2846. static const u8 iwlagn_bss_ac_to_queue[] = {
  2847. 0, 1, 2, 3,
  2848. };
  2849. static const u8 iwlagn_pan_ac_to_fifo[] = {
  2850. IWL_TX_FIFO_VO_IPAN,
  2851. IWL_TX_FIFO_VI_IPAN,
  2852. IWL_TX_FIFO_BE_IPAN,
  2853. IWL_TX_FIFO_BK_IPAN,
  2854. };
  2855. static const u8 iwlagn_pan_ac_to_queue[] = {
  2856. 7, 6, 5, 4,
  2857. };
  2858. /* This function both allocates and initializes hw and priv. */
  2859. static struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg)
  2860. {
  2861. struct iwl_priv *priv;
  2862. /* mac80211 allocates memory for this device instance, including
  2863. * space for this driver's private structure */
  2864. struct ieee80211_hw *hw;
  2865. hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwlagn_hw_ops);
  2866. if (hw == NULL) {
  2867. pr_err("%s: Can not allocate network device\n",
  2868. cfg->name);
  2869. goto out;
  2870. }
  2871. priv = hw->priv;
  2872. priv->hw = hw;
  2873. out:
  2874. return hw;
  2875. }
  2876. static void iwl_init_context(struct iwl_priv *priv)
  2877. {
  2878. int i;
  2879. /*
  2880. * The default context is always valid,
  2881. * more may be discovered when firmware
  2882. * is loaded.
  2883. */
  2884. priv->valid_contexts = BIT(IWL_RXON_CTX_BSS);
  2885. for (i = 0; i < NUM_IWL_RXON_CTX; i++)
  2886. priv->contexts[i].ctxid = i;
  2887. priv->contexts[IWL_RXON_CTX_BSS].always_active = true;
  2888. priv->contexts[IWL_RXON_CTX_BSS].is_active = true;
  2889. priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON;
  2890. priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING;
  2891. priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC;
  2892. priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM;
  2893. priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID;
  2894. priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY;
  2895. priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo = iwlagn_bss_ac_to_fifo;
  2896. priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue = iwlagn_bss_ac_to_queue;
  2897. priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes =
  2898. BIT(NL80211_IFTYPE_ADHOC);
  2899. priv->contexts[IWL_RXON_CTX_BSS].interface_modes =
  2900. BIT(NL80211_IFTYPE_STATION);
  2901. priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP;
  2902. priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS;
  2903. priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS;
  2904. priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS;
  2905. priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON;
  2906. priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd =
  2907. REPLY_WIPAN_RXON_TIMING;
  2908. priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd =
  2909. REPLY_WIPAN_RXON_ASSOC;
  2910. priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM;
  2911. priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN;
  2912. priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY;
  2913. priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID;
  2914. priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION;
  2915. priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo = iwlagn_pan_ac_to_fifo;
  2916. priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue = iwlagn_pan_ac_to_queue;
  2917. priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE;
  2918. priv->contexts[IWL_RXON_CTX_PAN].interface_modes =
  2919. BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP);
  2920. #ifdef CONFIG_IWL_P2P
  2921. priv->contexts[IWL_RXON_CTX_PAN].interface_modes |=
  2922. BIT(NL80211_IFTYPE_P2P_CLIENT) | BIT(NL80211_IFTYPE_P2P_GO);
  2923. #endif
  2924. priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP;
  2925. priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA;
  2926. priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P;
  2927. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2928. }
  2929. int iwl_probe(void *bus_specific, struct iwl_bus_ops *bus_ops,
  2930. struct iwl_cfg *cfg)
  2931. {
  2932. int err = 0;
  2933. struct iwl_priv *priv;
  2934. struct ieee80211_hw *hw;
  2935. u16 num_mac;
  2936. u32 hw_rev;
  2937. /************************
  2938. * 1. Allocating HW data
  2939. ************************/
  2940. hw = iwl_alloc_all(cfg);
  2941. if (!hw) {
  2942. err = -ENOMEM;
  2943. goto out;
  2944. }
  2945. priv = hw->priv;
  2946. priv->bus.priv = priv;
  2947. priv->bus.bus_specific = bus_specific;
  2948. priv->bus.ops = bus_ops;
  2949. priv->bus.irq = priv->bus.ops->get_irq(&priv->bus);
  2950. priv->bus.ops->set_drv_data(&priv->bus, priv);
  2951. priv->bus.dev = priv->bus.ops->get_dev(&priv->bus);
  2952. iwl_trans_register(&priv->trans);
  2953. /* At this point both hw and priv are allocated. */
  2954. SET_IEEE80211_DEV(hw, priv->bus.dev);
  2955. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2956. priv->cfg = cfg;
  2957. priv->inta_mask = CSR_INI_SET_MASK;
  2958. /* is antenna coupling more than 35dB ? */
  2959. priv->bt_ant_couple_ok =
  2960. (iwlagn_ant_coupling > IWL_BT_ANTENNA_COUPLING_THRESHOLD) ?
  2961. true : false;
  2962. /* enable/disable bt channel inhibition */
  2963. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  2964. IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n",
  2965. (priv->bt_ch_announce) ? "On" : "Off");
  2966. if (iwl_alloc_traffic_mem(priv))
  2967. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2968. /* these spin locks will be used in apm_ops.init and EEPROM access
  2969. * we should init now
  2970. */
  2971. spin_lock_init(&priv->reg_lock);
  2972. spin_lock_init(&priv->lock);
  2973. /*
  2974. * stop and reset the on-board processor just in case it is in a
  2975. * strange state ... like being left stranded by a primary kernel
  2976. * and this is now the kdump kernel trying to start up
  2977. */
  2978. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2979. /***********************
  2980. * 3. Read REV register
  2981. ***********************/
  2982. hw_rev = iwl_hw_detect(priv);
  2983. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  2984. priv->cfg->name, hw_rev);
  2985. if (iwl_prepare_card_hw(priv)) {
  2986. err = -EIO;
  2987. IWL_WARN(priv, "Failed, HW not ready\n");
  2988. goto out_free_traffic_mem;
  2989. }
  2990. /*****************
  2991. * 4. Read EEPROM
  2992. *****************/
  2993. /* Read the EEPROM */
  2994. err = iwl_eeprom_init(priv, hw_rev);
  2995. if (err) {
  2996. IWL_ERR(priv, "Unable to init EEPROM\n");
  2997. goto out_free_traffic_mem;
  2998. }
  2999. err = iwl_eeprom_check_version(priv);
  3000. if (err)
  3001. goto out_free_eeprom;
  3002. err = iwl_eeprom_check_sku(priv);
  3003. if (err)
  3004. goto out_free_eeprom;
  3005. /* extract MAC Address */
  3006. iwl_eeprom_get_mac(priv, priv->addresses[0].addr);
  3007. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr);
  3008. priv->hw->wiphy->addresses = priv->addresses;
  3009. priv->hw->wiphy->n_addresses = 1;
  3010. num_mac = iwl_eeprom_query16(priv, EEPROM_NUM_MAC_ADDRESS);
  3011. if (num_mac > 1) {
  3012. memcpy(priv->addresses[1].addr, priv->addresses[0].addr,
  3013. ETH_ALEN);
  3014. priv->addresses[1].addr[5]++;
  3015. priv->hw->wiphy->n_addresses++;
  3016. }
  3017. /* initialize all valid contexts */
  3018. iwl_init_context(priv);
  3019. /************************
  3020. * 5. Setup HW constants
  3021. ************************/
  3022. if (iwl_set_hw_params(priv)) {
  3023. err = -ENOENT;
  3024. IWL_ERR(priv, "failed to set hw parameters\n");
  3025. goto out_free_eeprom;
  3026. }
  3027. /*******************
  3028. * 6. Setup priv
  3029. *******************/
  3030. err = iwl_init_drv(priv);
  3031. if (err)
  3032. goto out_free_eeprom;
  3033. /* At this point both hw and priv are initialized. */
  3034. /********************
  3035. * 7. Setup services
  3036. ********************/
  3037. iwl_alloc_isr_ict(priv);
  3038. err = request_irq(priv->bus.irq, iwl_isr_ict, IRQF_SHARED,
  3039. DRV_NAME, priv);
  3040. if (err) {
  3041. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->bus.irq);
  3042. goto out_uninit_drv;
  3043. }
  3044. iwl_setup_deferred_work(priv);
  3045. iwl_setup_rx_handlers(priv);
  3046. iwl_testmode_init(priv);
  3047. /*********************************************
  3048. * 8. Enable interrupts
  3049. *********************************************/
  3050. iwl_enable_rfkill_int(priv);
  3051. /* If platform's RF_KILL switch is NOT set to KILL */
  3052. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3053. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3054. else
  3055. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3056. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3057. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3058. iwl_power_initialize(priv);
  3059. iwl_tt_initialize(priv);
  3060. init_completion(&priv->_agn.firmware_loading_complete);
  3061. err = iwl_request_firmware(priv, true);
  3062. if (err)
  3063. goto out_destroy_workqueue;
  3064. return 0;
  3065. out_destroy_workqueue:
  3066. destroy_workqueue(priv->workqueue);
  3067. priv->workqueue = NULL;
  3068. free_irq(priv->bus.irq, priv);
  3069. iwl_free_isr_ict(priv);
  3070. out_uninit_drv:
  3071. iwl_uninit_drv(priv);
  3072. out_free_eeprom:
  3073. iwl_eeprom_free(priv);
  3074. out_free_traffic_mem:
  3075. iwl_free_traffic_mem(priv);
  3076. ieee80211_free_hw(priv->hw);
  3077. out:
  3078. return err;
  3079. }
  3080. void __devexit iwl_remove(struct iwl_priv * priv)
  3081. {
  3082. unsigned long flags;
  3083. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3084. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3085. iwl_dbgfs_unregister(priv);
  3086. sysfs_remove_group(&priv->bus.dev->kobj,
  3087. &iwl_attribute_group);
  3088. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3089. * to be called and iwl_down since we are removing the device
  3090. * we need to set STATUS_EXIT_PENDING bit.
  3091. */
  3092. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3093. iwl_testmode_cleanup(priv);
  3094. iwl_leds_exit(priv);
  3095. if (priv->mac80211_registered) {
  3096. ieee80211_unregister_hw(priv->hw);
  3097. priv->mac80211_registered = 0;
  3098. }
  3099. /* Reset to low power before unloading driver. */
  3100. iwl_apm_stop(priv);
  3101. iwl_tt_exit(priv);
  3102. /* make sure we flush any pending irq or
  3103. * tasklet for the driver
  3104. */
  3105. spin_lock_irqsave(&priv->lock, flags);
  3106. iwl_disable_interrupts(priv);
  3107. spin_unlock_irqrestore(&priv->lock, flags);
  3108. iwl_synchronize_irq(priv);
  3109. iwl_dealloc_ucode(priv);
  3110. priv->trans.ops->rx_free(priv);
  3111. iwlagn_hw_txq_ctx_free(priv);
  3112. iwl_eeprom_free(priv);
  3113. /*netif_stop_queue(dev); */
  3114. flush_workqueue(priv->workqueue);
  3115. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3116. * priv->workqueue... so we can't take down the workqueue
  3117. * until now... */
  3118. destroy_workqueue(priv->workqueue);
  3119. priv->workqueue = NULL;
  3120. iwl_free_traffic_mem(priv);
  3121. free_irq(priv->bus.irq, priv);
  3122. priv->bus.ops->set_drv_data(&priv->bus, NULL);
  3123. iwl_uninit_drv(priv);
  3124. iwl_free_isr_ict(priv);
  3125. dev_kfree_skb(priv->beacon_skb);
  3126. ieee80211_free_hw(priv->hw);
  3127. }
  3128. /*****************************************************************************
  3129. *
  3130. * driver and module entry point
  3131. *
  3132. *****************************************************************************/
  3133. static int __init iwl_init(void)
  3134. {
  3135. int ret;
  3136. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3137. pr_info(DRV_COPYRIGHT "\n");
  3138. ret = iwlagn_rate_control_register();
  3139. if (ret) {
  3140. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3141. return ret;
  3142. }
  3143. ret = iwl_pci_register_driver();
  3144. if (ret)
  3145. goto error_register;
  3146. return ret;
  3147. error_register:
  3148. iwlagn_rate_control_unregister();
  3149. return ret;
  3150. }
  3151. static void __exit iwl_exit(void)
  3152. {
  3153. iwl_pci_unregister_driver();
  3154. iwlagn_rate_control_unregister();
  3155. }
  3156. module_exit(iwl_exit);
  3157. module_init(iwl_init);
  3158. #ifdef CONFIG_IWLWIFI_DEBUG
  3159. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3160. MODULE_PARM_DESC(debug, "debug output mask");
  3161. #endif
  3162. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3163. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3164. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3165. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3166. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3167. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3168. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3169. int, S_IRUGO);
  3170. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3171. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3172. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3173. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3174. S_IRUGO);
  3175. MODULE_PARM_DESC(ucode_alternative,
  3176. "specify ucode alternative to use from ucode file");
  3177. module_param_named(antenna_coupling, iwlagn_ant_coupling, int, S_IRUGO);
  3178. MODULE_PARM_DESC(antenna_coupling,
  3179. "specify antenna coupling in dB (defualt: 0 dB)");
  3180. module_param_named(bt_ch_inhibition, iwlagn_bt_ch_announce, bool, S_IRUGO);
  3181. MODULE_PARM_DESC(bt_ch_inhibition,
  3182. "Disable BT channel inhibition (default: enable)");
  3183. module_param_named(plcp_check, iwlagn_mod_params.plcp_check, bool, S_IRUGO);
  3184. MODULE_PARM_DESC(plcp_check, "Check plcp health (default: 1 [enabled])");
  3185. module_param_named(ack_check, iwlagn_mod_params.ack_check, bool, S_IRUGO);
  3186. MODULE_PARM_DESC(ack_check, "Check ack health (default: 0 [disabled])");
  3187. module_param_named(wd_disable, iwlagn_mod_params.wd_disable, bool, S_IRUGO);
  3188. MODULE_PARM_DESC(wd_disable,
  3189. "Disable stuck queue watchdog timer (default: 0 [enabled])");
  3190. /*
  3191. * set bt_coex_active to true, uCode will do kill/defer
  3192. * every time the priority line is asserted (BT is sending signals on the
  3193. * priority line in the PCIx).
  3194. * set bt_coex_active to false, uCode will ignore the BT activity and
  3195. * perform the normal operation
  3196. *
  3197. * User might experience transmit issue on some platform due to WiFi/BT
  3198. * co-exist problem. The possible behaviors are:
  3199. * Able to scan and finding all the available AP
  3200. * Not able to associate with any AP
  3201. * On those platforms, WiFi communication can be restored by set
  3202. * "bt_coex_active" module parameter to "false"
  3203. *
  3204. * default: bt_coex_active = true (BT_COEX_ENABLE)
  3205. */
  3206. module_param_named(bt_coex_active, iwlagn_mod_params.bt_coex_active,
  3207. bool, S_IRUGO);
  3208. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bt co-exist (default: enable)");
  3209. module_param_named(led_mode, iwlagn_mod_params.led_mode, int, S_IRUGO);
  3210. MODULE_PARM_DESC(led_mode, "0=system default, "
  3211. "1=On(RF On)/Off(RF Off), 2=blinking (default: 0)");
  3212. module_param_named(power_save, iwlagn_mod_params.power_save,
  3213. bool, S_IRUGO);
  3214. MODULE_PARM_DESC(power_save,
  3215. "enable WiFi power management (default: disable)");
  3216. module_param_named(power_level, iwlagn_mod_params.power_level,
  3217. int, S_IRUGO);
  3218. MODULE_PARM_DESC(power_level,
  3219. "default power save level (range from 1 - 5, default: 1)");
  3220. /*
  3221. * For now, keep using power level 1 instead of automatically
  3222. * adjusting ...
  3223. */
  3224. module_param_named(no_sleep_autoadjust, iwlagn_mod_params.no_sleep_autoadjust,
  3225. bool, S_IRUGO);
  3226. MODULE_PARM_DESC(no_sleep_autoadjust,
  3227. "don't automatically adjust sleep level "
  3228. "according to maximum network latency (default: true)");