emufx.c 99 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743
  1. /*
  2. * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
  3. * Creative Labs, Inc.
  4. * Routines for effect processor FX8010
  5. *
  6. * Copyright (c) by James Courtier-Dutton <James@superbug.co.uk>
  7. * Added EMU 1010 support.
  8. *
  9. * BUGS:
  10. * --
  11. *
  12. * TODO:
  13. * --
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License as published by
  17. * the Free Software Foundation; either version 2 of the License, or
  18. * (at your option) any later version.
  19. *
  20. * This program is distributed in the hope that it will be useful,
  21. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  22. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  23. * GNU General Public License for more details.
  24. *
  25. * You should have received a copy of the GNU General Public License
  26. * along with this program; if not, write to the Free Software
  27. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  28. *
  29. */
  30. #include <linux/pci.h>
  31. #include <linux/capability.h>
  32. #include <linux/delay.h>
  33. #include <linux/slab.h>
  34. #include <linux/vmalloc.h>
  35. #include <linux/init.h>
  36. #include <linux/mutex.h>
  37. #include <sound/core.h>
  38. #include <sound/tlv.h>
  39. #include <sound/emu10k1.h>
  40. #if 0 /* for testing purposes - digital out -> capture */
  41. #define EMU10K1_CAPTURE_DIGITAL_OUT
  42. #endif
  43. #if 0 /* for testing purposes - set S/PDIF to AC3 output */
  44. #define EMU10K1_SET_AC3_IEC958
  45. #endif
  46. #if 0 /* for testing purposes - feed the front signal to Center/LFE outputs */
  47. #define EMU10K1_CENTER_LFE_FROM_FRONT
  48. #endif
  49. /*
  50. * Tables
  51. */
  52. static char *fxbuses[16] = {
  53. /* 0x00 */ "PCM Left",
  54. /* 0x01 */ "PCM Right",
  55. /* 0x02 */ "PCM Surround Left",
  56. /* 0x03 */ "PCM Surround Right",
  57. /* 0x04 */ "MIDI Left",
  58. /* 0x05 */ "MIDI Right",
  59. /* 0x06 */ "Center",
  60. /* 0x07 */ "LFE",
  61. /* 0x08 */ NULL,
  62. /* 0x09 */ NULL,
  63. /* 0x0a */ NULL,
  64. /* 0x0b */ NULL,
  65. /* 0x0c */ "MIDI Reverb",
  66. /* 0x0d */ "MIDI Chorus",
  67. /* 0x0e */ NULL,
  68. /* 0x0f */ NULL
  69. };
  70. static char *creative_ins[16] = {
  71. /* 0x00 */ "AC97 Left",
  72. /* 0x01 */ "AC97 Right",
  73. /* 0x02 */ "TTL IEC958 Left",
  74. /* 0x03 */ "TTL IEC958 Right",
  75. /* 0x04 */ "Zoom Video Left",
  76. /* 0x05 */ "Zoom Video Right",
  77. /* 0x06 */ "Optical IEC958 Left",
  78. /* 0x07 */ "Optical IEC958 Right",
  79. /* 0x08 */ "Line/Mic 1 Left",
  80. /* 0x09 */ "Line/Mic 1 Right",
  81. /* 0x0a */ "Coaxial IEC958 Left",
  82. /* 0x0b */ "Coaxial IEC958 Right",
  83. /* 0x0c */ "Line/Mic 2 Left",
  84. /* 0x0d */ "Line/Mic 2 Right",
  85. /* 0x0e */ NULL,
  86. /* 0x0f */ NULL
  87. };
  88. static char *audigy_ins[16] = {
  89. /* 0x00 */ "AC97 Left",
  90. /* 0x01 */ "AC97 Right",
  91. /* 0x02 */ "Audigy CD Left",
  92. /* 0x03 */ "Audigy CD Right",
  93. /* 0x04 */ "Optical IEC958 Left",
  94. /* 0x05 */ "Optical IEC958 Right",
  95. /* 0x06 */ NULL,
  96. /* 0x07 */ NULL,
  97. /* 0x08 */ "Line/Mic 2 Left",
  98. /* 0x09 */ "Line/Mic 2 Right",
  99. /* 0x0a */ "SPDIF Left",
  100. /* 0x0b */ "SPDIF Right",
  101. /* 0x0c */ "Aux2 Left",
  102. /* 0x0d */ "Aux2 Right",
  103. /* 0x0e */ NULL,
  104. /* 0x0f */ NULL
  105. };
  106. static char *creative_outs[32] = {
  107. /* 0x00 */ "AC97 Left",
  108. /* 0x01 */ "AC97 Right",
  109. /* 0x02 */ "Optical IEC958 Left",
  110. /* 0x03 */ "Optical IEC958 Right",
  111. /* 0x04 */ "Center",
  112. /* 0x05 */ "LFE",
  113. /* 0x06 */ "Headphone Left",
  114. /* 0x07 */ "Headphone Right",
  115. /* 0x08 */ "Surround Left",
  116. /* 0x09 */ "Surround Right",
  117. /* 0x0a */ "PCM Capture Left",
  118. /* 0x0b */ "PCM Capture Right",
  119. /* 0x0c */ "MIC Capture",
  120. /* 0x0d */ "AC97 Surround Left",
  121. /* 0x0e */ "AC97 Surround Right",
  122. /* 0x0f */ NULL,
  123. /* 0x10 */ NULL,
  124. /* 0x11 */ "Analog Center",
  125. /* 0x12 */ "Analog LFE",
  126. /* 0x13 */ NULL,
  127. /* 0x14 */ NULL,
  128. /* 0x15 */ NULL,
  129. /* 0x16 */ NULL,
  130. /* 0x17 */ NULL,
  131. /* 0x18 */ NULL,
  132. /* 0x19 */ NULL,
  133. /* 0x1a */ NULL,
  134. /* 0x1b */ NULL,
  135. /* 0x1c */ NULL,
  136. /* 0x1d */ NULL,
  137. /* 0x1e */ NULL,
  138. /* 0x1f */ NULL,
  139. };
  140. static char *audigy_outs[32] = {
  141. /* 0x00 */ "Digital Front Left",
  142. /* 0x01 */ "Digital Front Right",
  143. /* 0x02 */ "Digital Center",
  144. /* 0x03 */ "Digital LEF",
  145. /* 0x04 */ "Headphone Left",
  146. /* 0x05 */ "Headphone Right",
  147. /* 0x06 */ "Digital Rear Left",
  148. /* 0x07 */ "Digital Rear Right",
  149. /* 0x08 */ "Front Left",
  150. /* 0x09 */ "Front Right",
  151. /* 0x0a */ "Center",
  152. /* 0x0b */ "LFE",
  153. /* 0x0c */ NULL,
  154. /* 0x0d */ NULL,
  155. /* 0x0e */ "Rear Left",
  156. /* 0x0f */ "Rear Right",
  157. /* 0x10 */ "AC97 Front Left",
  158. /* 0x11 */ "AC97 Front Right",
  159. /* 0x12 */ "ADC Caputre Left",
  160. /* 0x13 */ "ADC Capture Right",
  161. /* 0x14 */ NULL,
  162. /* 0x15 */ NULL,
  163. /* 0x16 */ NULL,
  164. /* 0x17 */ NULL,
  165. /* 0x18 */ NULL,
  166. /* 0x19 */ NULL,
  167. /* 0x1a */ NULL,
  168. /* 0x1b */ NULL,
  169. /* 0x1c */ NULL,
  170. /* 0x1d */ NULL,
  171. /* 0x1e */ NULL,
  172. /* 0x1f */ NULL,
  173. };
  174. static const u32 bass_table[41][5] = {
  175. { 0x3e4f844f, 0x84ed4cc3, 0x3cc69927, 0x7b03553a, 0xc4da8486 },
  176. { 0x3e69a17a, 0x84c280fb, 0x3cd77cd4, 0x7b2f2a6f, 0xc4b08d1d },
  177. { 0x3e82ff42, 0x849991d5, 0x3ce7466b, 0x7b5917c6, 0xc48863ee },
  178. { 0x3e9bab3c, 0x847267f0, 0x3cf5ffe8, 0x7b813560, 0xc461f22c },
  179. { 0x3eb3b275, 0x844ced29, 0x3d03b295, 0x7ba79a1c, 0xc43d223b },
  180. { 0x3ecb2174, 0x84290c8b, 0x3d106714, 0x7bcc5ba3, 0xc419dfa5 },
  181. { 0x3ee2044b, 0x8406b244, 0x3d1c2561, 0x7bef8e77, 0xc3f8170f },
  182. { 0x3ef86698, 0x83e5cb96, 0x3d26f4d8, 0x7c114600, 0xc3d7b625 },
  183. { 0x3f0e5390, 0x83c646c9, 0x3d30dc39, 0x7c319498, 0xc3b8ab97 },
  184. { 0x3f23d60b, 0x83a81321, 0x3d39e1af, 0x7c508b9c, 0xc39ae704 },
  185. { 0x3f38f884, 0x838b20d2, 0x3d420ad2, 0x7c6e3b75, 0xc37e58f1 },
  186. { 0x3f4dc52c, 0x836f60ef, 0x3d495cab, 0x7c8ab3a6, 0xc362f2be },
  187. { 0x3f6245e8, 0x8354c565, 0x3d4fdbb8, 0x7ca602d6, 0xc348a69b },
  188. { 0x3f76845f, 0x833b40ec, 0x3d558bf0, 0x7cc036df, 0xc32f677c },
  189. { 0x3f8a8a03, 0x8322c6fb, 0x3d5a70c4, 0x7cd95cd7, 0xc317290b },
  190. { 0x3f9e6014, 0x830b4bc3, 0x3d5e8d25, 0x7cf1811a, 0xc2ffdfa5 },
  191. { 0x3fb20fae, 0x82f4c420, 0x3d61e37f, 0x7d08af56, 0xc2e9804a },
  192. { 0x3fc5a1cc, 0x82df2592, 0x3d6475c3, 0x7d1ef294, 0xc2d40096 },
  193. { 0x3fd91f55, 0x82ca6632, 0x3d664564, 0x7d345541, 0xc2bf56b9 },
  194. { 0x3fec9120, 0x82b67cac, 0x3d675356, 0x7d48e138, 0xc2ab796e },
  195. { 0x40000000, 0x82a36037, 0x3d67a012, 0x7d5c9fc9, 0xc2985fee },
  196. { 0x401374c7, 0x8291088a, 0x3d672b93, 0x7d6f99c3, 0xc28601f2 },
  197. { 0x4026f857, 0x827f6dd7, 0x3d65f559, 0x7d81d77c, 0xc27457a3 },
  198. { 0x403a939f, 0x826e88c5, 0x3d63fc63, 0x7d9360d4, 0xc2635996 },
  199. { 0x404e4faf, 0x825e5266, 0x3d613f32, 0x7da43d42, 0xc25300c6 },
  200. { 0x406235ba, 0x824ec434, 0x3d5dbbc3, 0x7db473d7, 0xc243468e },
  201. { 0x40764f1f, 0x823fd80c, 0x3d596f8f, 0x7dc40b44, 0xc23424a2 },
  202. { 0x408aa576, 0x82318824, 0x3d545787, 0x7dd309e2, 0xc2259509 },
  203. { 0x409f4296, 0x8223cf0b, 0x3d4e7012, 0x7de175b5, 0xc2179218 },
  204. { 0x40b430a0, 0x8216a7a1, 0x3d47b505, 0x7def5475, 0xc20a1670 },
  205. { 0x40c97a0a, 0x820a0d12, 0x3d4021a1, 0x7dfcab8d, 0xc1fd1cf5 },
  206. { 0x40df29a6, 0x81fdfad6, 0x3d37b08d, 0x7e098028, 0xc1f0a0ca },
  207. { 0x40f54ab1, 0x81f26ca9, 0x3d2e5bd1, 0x7e15d72b, 0xc1e49d52 },
  208. { 0x410be8da, 0x81e75e89, 0x3d241cce, 0x7e21b544, 0xc1d90e24 },
  209. { 0x41231051, 0x81dcccb3, 0x3d18ec37, 0x7e2d1ee6, 0xc1cdef10 },
  210. { 0x413acdd0, 0x81d2b39e, 0x3d0cc20a, 0x7e38184e, 0xc1c33c13 },
  211. { 0x41532ea7, 0x81c90ffb, 0x3cff9585, 0x7e42a58b, 0xc1b8f15a },
  212. { 0x416c40cd, 0x81bfdeb2, 0x3cf15d21, 0x7e4cca7c, 0xc1af0b3f },
  213. { 0x418612ea, 0x81b71cdc, 0x3ce20e85, 0x7e568ad3, 0xc1a58640 },
  214. { 0x41a0b465, 0x81aec7c5, 0x3cd19e7c, 0x7e5fea1e, 0xc19c5f03 },
  215. { 0x41bc3573, 0x81a6dcea, 0x3cc000e9, 0x7e68ebc2, 0xc1939250 }
  216. };
  217. static const u32 treble_table[41][5] = {
  218. { 0x0125cba9, 0xfed5debd, 0x00599b6c, 0x0d2506da, 0xfa85b354 },
  219. { 0x0142f67e, 0xfeb03163, 0x0066cd0f, 0x0d14c69d, 0xfa914473 },
  220. { 0x016328bd, 0xfe860158, 0x0075b7f2, 0x0d03eb27, 0xfa9d32d2 },
  221. { 0x0186b438, 0xfe56c982, 0x00869234, 0x0cf27048, 0xfaa97fca },
  222. { 0x01adf358, 0xfe21f5fe, 0x00999842, 0x0ce051c2, 0xfab62ca5 },
  223. { 0x01d949fa, 0xfde6e287, 0x00af0d8d, 0x0ccd8b4a, 0xfac33aa7 },
  224. { 0x02092669, 0xfda4d8bf, 0x00c73d4c, 0x0cba1884, 0xfad0ab07 },
  225. { 0x023e0268, 0xfd5b0e4a, 0x00e27b54, 0x0ca5f509, 0xfade7ef2 },
  226. { 0x0278645c, 0xfd08a2b0, 0x01012509, 0x0c911c63, 0xfaecb788 },
  227. { 0x02b8e091, 0xfcac9d1a, 0x0123a262, 0x0c7b8a14, 0xfafb55df },
  228. { 0x03001a9a, 0xfc45e9ce, 0x014a6709, 0x0c65398f, 0xfb0a5aff },
  229. { 0x034ec6d7, 0xfbd3576b, 0x0175f397, 0x0c4e2643, 0xfb19c7e4 },
  230. { 0x03a5ac15, 0xfb5393ee, 0x01a6d6ed, 0x0c364b94, 0xfb299d7c },
  231. { 0x0405a562, 0xfac52968, 0x01ddafae, 0x0c1da4e2, 0xfb39dca5 },
  232. { 0x046fa3fe, 0xfa267a66, 0x021b2ddd, 0x0c042d8d, 0xfb4a8631 },
  233. { 0x04e4b17f, 0xf975be0f, 0x0260149f, 0x0be9e0f2, 0xfb5b9ae0 },
  234. { 0x0565f220, 0xf8b0fbe5, 0x02ad3c29, 0x0bceba73, 0xfb6d1b60 },
  235. { 0x05f4a745, 0xf7d60722, 0x030393d4, 0x0bb2b578, 0xfb7f084d },
  236. { 0x06923236, 0xf6e279bd, 0x03642465, 0x0b95cd75, 0xfb916233 },
  237. { 0x07401713, 0xf5d3aef9, 0x03d01283, 0x0b77fded, 0xfba42984 },
  238. { 0x08000000, 0xf4a6bd88, 0x0448a161, 0x0b594278, 0xfbb75e9f },
  239. { 0x08d3c097, 0xf3587131, 0x04cf35a4, 0x0b3996c9, 0xfbcb01cb },
  240. { 0x09bd59a2, 0xf1e543f9, 0x05655880, 0x0b18f6b2, 0xfbdf1333 },
  241. { 0x0abefd0f, 0xf04956ca, 0x060cbb12, 0x0af75e2c, 0xfbf392e8 },
  242. { 0x0bdb123e, 0xee806984, 0x06c739fe, 0x0ad4c962, 0xfc0880dd },
  243. { 0x0d143a94, 0xec85d287, 0x0796e150, 0x0ab134b0, 0xfc1ddce5 },
  244. { 0x0e6d5664, 0xea547598, 0x087df0a0, 0x0a8c9cb6, 0xfc33a6ad },
  245. { 0x0fe98a2a, 0xe7e6ba35, 0x097edf83, 0x0a66fe5b, 0xfc49ddc2 },
  246. { 0x118c4421, 0xe536813a, 0x0a9c6248, 0x0a4056d7, 0xfc608185 },
  247. { 0x1359422e, 0xe23d19eb, 0x0bd96efb, 0x0a18a3bf, 0xfc77912c },
  248. { 0x1554982b, 0xdef33645, 0x0d3942bd, 0x09efe312, 0xfc8f0bc1 },
  249. { 0x1782b68a, 0xdb50deb1, 0x0ebf676d, 0x09c6133f, 0xfca6f019 },
  250. { 0x19e8715d, 0xd74d64fd, 0x106fb999, 0x099b3337, 0xfcbf3cd6 },
  251. { 0x1c8b07b8, 0xd2df56ab, 0x124e6ec8, 0x096f4274, 0xfcd7f060 },
  252. { 0x1f702b6d, 0xcdfc6e92, 0x14601c10, 0x0942410b, 0xfcf108e5 },
  253. { 0x229e0933, 0xc89985cd, 0x16a9bcfa, 0x09142fb5, 0xfd0a8451 },
  254. { 0x261b5118, 0xc2aa8409, 0x1930bab6, 0x08e50fdc, 0xfd24604d },
  255. { 0x29ef3f5d, 0xbc224f28, 0x1bfaf396, 0x08b4e3aa, 0xfd3e9a3b },
  256. { 0x2e21a59b, 0xb4f2ba46, 0x1f0ec2d6, 0x0883ae15, 0xfd592f33 },
  257. { 0x32baf44b, 0xad0c7429, 0x227308a3, 0x085172eb, 0xfd741bfd },
  258. { 0x37c4448b, 0xa45ef51d, 0x262f3267, 0x081e36dc, 0xfd8f5d14 }
  259. };
  260. /* dB gain = (float) 20 * log10( float(db_table_value) / 0x8000000 ) */
  261. static const u32 db_table[101] = {
  262. 0x00000000, 0x01571f82, 0x01674b41, 0x01783a1b, 0x0189f540,
  263. 0x019c8651, 0x01aff763, 0x01c45306, 0x01d9a446, 0x01eff6b8,
  264. 0x0207567a, 0x021fd03d, 0x0239714c, 0x02544792, 0x027061a1,
  265. 0x028dcebb, 0x02ac9edc, 0x02cce2bf, 0x02eeabe8, 0x03120cb0,
  266. 0x0337184e, 0x035de2df, 0x03868173, 0x03b10a18, 0x03dd93e9,
  267. 0x040c3713, 0x043d0cea, 0x04702ff3, 0x04a5bbf2, 0x04ddcdfb,
  268. 0x0518847f, 0x0555ff62, 0x05966005, 0x05d9c95d, 0x06206005,
  269. 0x066a4a52, 0x06b7b067, 0x0708bc4c, 0x075d9a01, 0x07b6779d,
  270. 0x08138561, 0x0874f5d5, 0x08dafde1, 0x0945d4ed, 0x09b5b4fd,
  271. 0x0a2adad1, 0x0aa58605, 0x0b25f936, 0x0bac7a24, 0x0c3951d8,
  272. 0x0ccccccc, 0x0d673b17, 0x0e08f093, 0x0eb24510, 0x0f639481,
  273. 0x101d3f2d, 0x10dfa9e6, 0x11ab3e3f, 0x12806ac3, 0x135fa333,
  274. 0x144960c5, 0x153e2266, 0x163e6cfe, 0x174acbb7, 0x1863d04d,
  275. 0x198a1357, 0x1abe349f, 0x1c00db77, 0x1d52b712, 0x1eb47ee6,
  276. 0x2026f30f, 0x21aadcb6, 0x23410e7e, 0x24ea64f9, 0x26a7c71d,
  277. 0x287a26c4, 0x2a62812c, 0x2c61df84, 0x2e795779, 0x30aa0bcf,
  278. 0x32f52cfe, 0x355bf9d8, 0x37dfc033, 0x3a81dda4, 0x3d43c038,
  279. 0x4026e73c, 0x432ce40f, 0x46575af8, 0x49a8040f, 0x4d20ac2a,
  280. 0x50c335d3, 0x54919a57, 0x588dead1, 0x5cba514a, 0x611911ea,
  281. 0x65ac8c2f, 0x6a773c39, 0x6f7bbc23, 0x74bcc56c, 0x7a3d3272,
  282. 0x7fffffff,
  283. };
  284. /* EMU10k1/EMU10k2 DSP control db gain */
  285. static const DECLARE_TLV_DB_SCALE(snd_emu10k1_db_scale1, -4000, 40, 1);
  286. static const u32 onoff_table[2] = {
  287. 0x00000000, 0x00000001
  288. };
  289. /*
  290. */
  291. static inline mm_segment_t snd_enter_user(void)
  292. {
  293. mm_segment_t fs = get_fs();
  294. set_fs(get_ds());
  295. return fs;
  296. }
  297. static inline void snd_leave_user(mm_segment_t fs)
  298. {
  299. set_fs(fs);
  300. }
  301. /*
  302. * controls
  303. */
  304. static int snd_emu10k1_gpr_ctl_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  305. {
  306. struct snd_emu10k1_fx8010_ctl *ctl =
  307. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  308. if (ctl->min == 0 && ctl->max == 1)
  309. uinfo->type = SNDRV_CTL_ELEM_TYPE_BOOLEAN;
  310. else
  311. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  312. uinfo->count = ctl->vcount;
  313. uinfo->value.integer.min = ctl->min;
  314. uinfo->value.integer.max = ctl->max;
  315. return 0;
  316. }
  317. static int snd_emu10k1_gpr_ctl_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
  318. {
  319. struct snd_emu10k1 *emu = snd_kcontrol_chip(kcontrol);
  320. struct snd_emu10k1_fx8010_ctl *ctl =
  321. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  322. unsigned long flags;
  323. unsigned int i;
  324. spin_lock_irqsave(&emu->reg_lock, flags);
  325. for (i = 0; i < ctl->vcount; i++)
  326. ucontrol->value.integer.value[i] = ctl->value[i];
  327. spin_unlock_irqrestore(&emu->reg_lock, flags);
  328. return 0;
  329. }
  330. static int snd_emu10k1_gpr_ctl_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
  331. {
  332. struct snd_emu10k1 *emu = snd_kcontrol_chip(kcontrol);
  333. struct snd_emu10k1_fx8010_ctl *ctl =
  334. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  335. unsigned long flags;
  336. unsigned int nval, val;
  337. unsigned int i, j;
  338. int change = 0;
  339. spin_lock_irqsave(&emu->reg_lock, flags);
  340. for (i = 0; i < ctl->vcount; i++) {
  341. nval = ucontrol->value.integer.value[i];
  342. if (nval < ctl->min)
  343. nval = ctl->min;
  344. if (nval > ctl->max)
  345. nval = ctl->max;
  346. if (nval != ctl->value[i])
  347. change = 1;
  348. val = ctl->value[i] = nval;
  349. switch (ctl->translation) {
  350. case EMU10K1_GPR_TRANSLATION_NONE:
  351. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, val);
  352. break;
  353. case EMU10K1_GPR_TRANSLATION_TABLE100:
  354. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, db_table[val]);
  355. break;
  356. case EMU10K1_GPR_TRANSLATION_BASS:
  357. if ((ctl->count % 5) != 0 || (ctl->count / 5) != ctl->vcount) {
  358. change = -EIO;
  359. goto __error;
  360. }
  361. for (j = 0; j < 5; j++)
  362. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[j * ctl->vcount + i], 0, bass_table[val][j]);
  363. break;
  364. case EMU10K1_GPR_TRANSLATION_TREBLE:
  365. if ((ctl->count % 5) != 0 || (ctl->count / 5) != ctl->vcount) {
  366. change = -EIO;
  367. goto __error;
  368. }
  369. for (j = 0; j < 5; j++)
  370. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[j * ctl->vcount + i], 0, treble_table[val][j]);
  371. break;
  372. case EMU10K1_GPR_TRANSLATION_ONOFF:
  373. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, onoff_table[val]);
  374. break;
  375. }
  376. }
  377. __error:
  378. spin_unlock_irqrestore(&emu->reg_lock, flags);
  379. return change;
  380. }
  381. /*
  382. * Interrupt handler
  383. */
  384. static void snd_emu10k1_fx8010_interrupt(struct snd_emu10k1 *emu)
  385. {
  386. struct snd_emu10k1_fx8010_irq *irq, *nirq;
  387. irq = emu->fx8010.irq_handlers;
  388. while (irq) {
  389. nirq = irq->next; /* irq ptr can be removed from list */
  390. if (snd_emu10k1_ptr_read(emu, emu->gpr_base + irq->gpr_running, 0) & 0xffff0000) {
  391. if (irq->handler)
  392. irq->handler(emu, irq->private_data);
  393. snd_emu10k1_ptr_write(emu, emu->gpr_base + irq->gpr_running, 0, 1);
  394. }
  395. irq = nirq;
  396. }
  397. }
  398. int snd_emu10k1_fx8010_register_irq_handler(struct snd_emu10k1 *emu,
  399. snd_fx8010_irq_handler_t *handler,
  400. unsigned char gpr_running,
  401. void *private_data,
  402. struct snd_emu10k1_fx8010_irq **r_irq)
  403. {
  404. struct snd_emu10k1_fx8010_irq *irq;
  405. unsigned long flags;
  406. irq = kmalloc(sizeof(*irq), GFP_ATOMIC);
  407. if (irq == NULL)
  408. return -ENOMEM;
  409. irq->handler = handler;
  410. irq->gpr_running = gpr_running;
  411. irq->private_data = private_data;
  412. irq->next = NULL;
  413. spin_lock_irqsave(&emu->fx8010.irq_lock, flags);
  414. if (emu->fx8010.irq_handlers == NULL) {
  415. emu->fx8010.irq_handlers = irq;
  416. emu->dsp_interrupt = snd_emu10k1_fx8010_interrupt;
  417. snd_emu10k1_intr_enable(emu, INTE_FXDSPENABLE);
  418. } else {
  419. irq->next = emu->fx8010.irq_handlers;
  420. emu->fx8010.irq_handlers = irq;
  421. }
  422. spin_unlock_irqrestore(&emu->fx8010.irq_lock, flags);
  423. if (r_irq)
  424. *r_irq = irq;
  425. return 0;
  426. }
  427. int snd_emu10k1_fx8010_unregister_irq_handler(struct snd_emu10k1 *emu,
  428. struct snd_emu10k1_fx8010_irq *irq)
  429. {
  430. struct snd_emu10k1_fx8010_irq *tmp;
  431. unsigned long flags;
  432. spin_lock_irqsave(&emu->fx8010.irq_lock, flags);
  433. if ((tmp = emu->fx8010.irq_handlers) == irq) {
  434. emu->fx8010.irq_handlers = tmp->next;
  435. if (emu->fx8010.irq_handlers == NULL) {
  436. snd_emu10k1_intr_disable(emu, INTE_FXDSPENABLE);
  437. emu->dsp_interrupt = NULL;
  438. }
  439. } else {
  440. while (tmp && tmp->next != irq)
  441. tmp = tmp->next;
  442. if (tmp)
  443. tmp->next = tmp->next->next;
  444. }
  445. spin_unlock_irqrestore(&emu->fx8010.irq_lock, flags);
  446. kfree(irq);
  447. return 0;
  448. }
  449. /*************************************************************************
  450. * EMU10K1 effect manager
  451. *************************************************************************/
  452. static void snd_emu10k1_write_op(struct snd_emu10k1_fx8010_code *icode,
  453. unsigned int *ptr,
  454. u32 op, u32 r, u32 a, u32 x, u32 y)
  455. {
  456. u_int32_t *code;
  457. snd_assert(*ptr < 512, return);
  458. code = (u_int32_t __force *)icode->code + (*ptr) * 2;
  459. set_bit(*ptr, icode->code_valid);
  460. code[0] = ((x & 0x3ff) << 10) | (y & 0x3ff);
  461. code[1] = ((op & 0x0f) << 20) | ((r & 0x3ff) << 10) | (a & 0x3ff);
  462. (*ptr)++;
  463. }
  464. #define OP(icode, ptr, op, r, a, x, y) \
  465. snd_emu10k1_write_op(icode, ptr, op, r, a, x, y)
  466. static void snd_emu10k1_audigy_write_op(struct snd_emu10k1_fx8010_code *icode,
  467. unsigned int *ptr,
  468. u32 op, u32 r, u32 a, u32 x, u32 y)
  469. {
  470. u_int32_t *code;
  471. snd_assert(*ptr < 1024, return);
  472. code = (u_int32_t __force *)icode->code + (*ptr) * 2;
  473. set_bit(*ptr, icode->code_valid);
  474. code[0] = ((x & 0x7ff) << 12) | (y & 0x7ff);
  475. code[1] = ((op & 0x0f) << 24) | ((r & 0x7ff) << 12) | (a & 0x7ff);
  476. (*ptr)++;
  477. }
  478. #define A_OP(icode, ptr, op, r, a, x, y) \
  479. snd_emu10k1_audigy_write_op(icode, ptr, op, r, a, x, y)
  480. static void snd_emu10k1_efx_write(struct snd_emu10k1 *emu, unsigned int pc, unsigned int data)
  481. {
  482. pc += emu->audigy ? A_MICROCODEBASE : MICROCODEBASE;
  483. snd_emu10k1_ptr_write(emu, pc, 0, data);
  484. }
  485. unsigned int snd_emu10k1_efx_read(struct snd_emu10k1 *emu, unsigned int pc)
  486. {
  487. pc += emu->audigy ? A_MICROCODEBASE : MICROCODEBASE;
  488. return snd_emu10k1_ptr_read(emu, pc, 0);
  489. }
  490. static int snd_emu10k1_gpr_poke(struct snd_emu10k1 *emu,
  491. struct snd_emu10k1_fx8010_code *icode)
  492. {
  493. int gpr;
  494. u32 val;
  495. for (gpr = 0; gpr < (emu->audigy ? 0x200 : 0x100); gpr++) {
  496. if (!test_bit(gpr, icode->gpr_valid))
  497. continue;
  498. if (get_user(val, &icode->gpr_map[gpr]))
  499. return -EFAULT;
  500. snd_emu10k1_ptr_write(emu, emu->gpr_base + gpr, 0, val);
  501. }
  502. return 0;
  503. }
  504. static int snd_emu10k1_gpr_peek(struct snd_emu10k1 *emu,
  505. struct snd_emu10k1_fx8010_code *icode)
  506. {
  507. int gpr;
  508. u32 val;
  509. for (gpr = 0; gpr < (emu->audigy ? 0x200 : 0x100); gpr++) {
  510. set_bit(gpr, icode->gpr_valid);
  511. val = snd_emu10k1_ptr_read(emu, emu->gpr_base + gpr, 0);
  512. if (put_user(val, &icode->gpr_map[gpr]))
  513. return -EFAULT;
  514. }
  515. return 0;
  516. }
  517. static int snd_emu10k1_tram_poke(struct snd_emu10k1 *emu,
  518. struct snd_emu10k1_fx8010_code *icode)
  519. {
  520. int tram;
  521. u32 addr, val;
  522. for (tram = 0; tram < (emu->audigy ? 0x100 : 0xa0); tram++) {
  523. if (!test_bit(tram, icode->tram_valid))
  524. continue;
  525. if (get_user(val, &icode->tram_data_map[tram]) ||
  526. get_user(addr, &icode->tram_addr_map[tram]))
  527. return -EFAULT;
  528. snd_emu10k1_ptr_write(emu, TANKMEMDATAREGBASE + tram, 0, val);
  529. if (!emu->audigy) {
  530. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + tram, 0, addr);
  531. } else {
  532. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + tram, 0, addr << 12);
  533. snd_emu10k1_ptr_write(emu, A_TANKMEMCTLREGBASE + tram, 0, addr >> 20);
  534. }
  535. }
  536. return 0;
  537. }
  538. static int snd_emu10k1_tram_peek(struct snd_emu10k1 *emu,
  539. struct snd_emu10k1_fx8010_code *icode)
  540. {
  541. int tram;
  542. u32 val, addr;
  543. memset(icode->tram_valid, 0, sizeof(icode->tram_valid));
  544. for (tram = 0; tram < (emu->audigy ? 0x100 : 0xa0); tram++) {
  545. set_bit(tram, icode->tram_valid);
  546. val = snd_emu10k1_ptr_read(emu, TANKMEMDATAREGBASE + tram, 0);
  547. if (!emu->audigy) {
  548. addr = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + tram, 0);
  549. } else {
  550. addr = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + tram, 0) >> 12;
  551. addr |= snd_emu10k1_ptr_read(emu, A_TANKMEMCTLREGBASE + tram, 0) << 20;
  552. }
  553. if (put_user(val, &icode->tram_data_map[tram]) ||
  554. put_user(addr, &icode->tram_addr_map[tram]))
  555. return -EFAULT;
  556. }
  557. return 0;
  558. }
  559. static int snd_emu10k1_code_poke(struct snd_emu10k1 *emu,
  560. struct snd_emu10k1_fx8010_code *icode)
  561. {
  562. u32 pc, lo, hi;
  563. for (pc = 0; pc < (emu->audigy ? 2*1024 : 2*512); pc += 2) {
  564. if (!test_bit(pc / 2, icode->code_valid))
  565. continue;
  566. if (get_user(lo, &icode->code[pc + 0]) ||
  567. get_user(hi, &icode->code[pc + 1]))
  568. return -EFAULT;
  569. snd_emu10k1_efx_write(emu, pc + 0, lo);
  570. snd_emu10k1_efx_write(emu, pc + 1, hi);
  571. }
  572. return 0;
  573. }
  574. static int snd_emu10k1_code_peek(struct snd_emu10k1 *emu,
  575. struct snd_emu10k1_fx8010_code *icode)
  576. {
  577. u32 pc;
  578. memset(icode->code_valid, 0, sizeof(icode->code_valid));
  579. for (pc = 0; pc < (emu->audigy ? 2*1024 : 2*512); pc += 2) {
  580. set_bit(pc / 2, icode->code_valid);
  581. if (put_user(snd_emu10k1_efx_read(emu, pc + 0), &icode->code[pc + 0]))
  582. return -EFAULT;
  583. if (put_user(snd_emu10k1_efx_read(emu, pc + 1), &icode->code[pc + 1]))
  584. return -EFAULT;
  585. }
  586. return 0;
  587. }
  588. static struct snd_emu10k1_fx8010_ctl *
  589. snd_emu10k1_look_for_ctl(struct snd_emu10k1 *emu, struct snd_ctl_elem_id *id)
  590. {
  591. struct snd_emu10k1_fx8010_ctl *ctl;
  592. struct snd_kcontrol *kcontrol;
  593. list_for_each_entry(ctl, &emu->fx8010.gpr_ctl, list) {
  594. kcontrol = ctl->kcontrol;
  595. if (kcontrol->id.iface == id->iface &&
  596. !strcmp(kcontrol->id.name, id->name) &&
  597. kcontrol->id.index == id->index)
  598. return ctl;
  599. }
  600. return NULL;
  601. }
  602. #define MAX_TLV_SIZE 256
  603. static unsigned int *copy_tlv(const unsigned int __user *_tlv)
  604. {
  605. unsigned int data[2];
  606. unsigned int *tlv;
  607. if (!_tlv)
  608. return NULL;
  609. if (copy_from_user(data, _tlv, sizeof(data)))
  610. return NULL;
  611. if (data[1] >= MAX_TLV_SIZE)
  612. return NULL;
  613. tlv = kmalloc(data[1] + sizeof(data), GFP_KERNEL);
  614. if (!tlv)
  615. return NULL;
  616. memcpy(tlv, data, sizeof(data));
  617. if (copy_from_user(tlv + 2, _tlv + 2, data[1])) {
  618. kfree(tlv);
  619. return NULL;
  620. }
  621. return tlv;
  622. }
  623. static int copy_gctl(struct snd_emu10k1 *emu,
  624. struct snd_emu10k1_fx8010_control_gpr *gctl,
  625. struct snd_emu10k1_fx8010_control_gpr __user *_gctl,
  626. int idx)
  627. {
  628. struct snd_emu10k1_fx8010_control_old_gpr __user *octl;
  629. if (emu->support_tlv)
  630. return copy_from_user(gctl, &_gctl[idx], sizeof(*gctl));
  631. octl = (struct snd_emu10k1_fx8010_control_old_gpr __user *)_gctl;
  632. if (copy_from_user(gctl, &octl[idx], sizeof(*octl)))
  633. return -EFAULT;
  634. gctl->tlv = NULL;
  635. return 0;
  636. }
  637. static int copy_gctl_to_user(struct snd_emu10k1 *emu,
  638. struct snd_emu10k1_fx8010_control_gpr __user *_gctl,
  639. struct snd_emu10k1_fx8010_control_gpr *gctl,
  640. int idx)
  641. {
  642. struct snd_emu10k1_fx8010_control_old_gpr __user *octl;
  643. if (emu->support_tlv)
  644. return copy_to_user(&_gctl[idx], gctl, sizeof(*gctl));
  645. octl = (struct snd_emu10k1_fx8010_control_old_gpr __user *)_gctl;
  646. return copy_to_user(&octl[idx], gctl, sizeof(*octl));
  647. }
  648. static int snd_emu10k1_verify_controls(struct snd_emu10k1 *emu,
  649. struct snd_emu10k1_fx8010_code *icode)
  650. {
  651. unsigned int i;
  652. struct snd_ctl_elem_id __user *_id;
  653. struct snd_ctl_elem_id id;
  654. struct snd_emu10k1_fx8010_control_gpr *gctl;
  655. int err;
  656. for (i = 0, _id = icode->gpr_del_controls;
  657. i < icode->gpr_del_control_count; i++, _id++) {
  658. if (copy_from_user(&id, _id, sizeof(id)))
  659. return -EFAULT;
  660. if (snd_emu10k1_look_for_ctl(emu, &id) == NULL)
  661. return -ENOENT;
  662. }
  663. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  664. if (! gctl)
  665. return -ENOMEM;
  666. err = 0;
  667. for (i = 0; i < icode->gpr_add_control_count; i++) {
  668. if (copy_gctl(emu, gctl, icode->gpr_add_controls, i)) {
  669. err = -EFAULT;
  670. goto __error;
  671. }
  672. if (snd_emu10k1_look_for_ctl(emu, &gctl->id))
  673. continue;
  674. down_read(&emu->card->controls_rwsem);
  675. if (snd_ctl_find_id(emu->card, &gctl->id) != NULL) {
  676. up_read(&emu->card->controls_rwsem);
  677. err = -EEXIST;
  678. goto __error;
  679. }
  680. up_read(&emu->card->controls_rwsem);
  681. if (gctl->id.iface != SNDRV_CTL_ELEM_IFACE_MIXER &&
  682. gctl->id.iface != SNDRV_CTL_ELEM_IFACE_PCM) {
  683. err = -EINVAL;
  684. goto __error;
  685. }
  686. }
  687. for (i = 0; i < icode->gpr_list_control_count; i++) {
  688. /* FIXME: we need to check the WRITE access */
  689. if (copy_gctl(emu, gctl, icode->gpr_list_controls, i)) {
  690. err = -EFAULT;
  691. goto __error;
  692. }
  693. }
  694. __error:
  695. kfree(gctl);
  696. return err;
  697. }
  698. static void snd_emu10k1_ctl_private_free(struct snd_kcontrol *kctl)
  699. {
  700. struct snd_emu10k1_fx8010_ctl *ctl;
  701. ctl = (struct snd_emu10k1_fx8010_ctl *) kctl->private_value;
  702. kctl->private_value = 0;
  703. list_del(&ctl->list);
  704. kfree(ctl);
  705. if (kctl->tlv.p)
  706. kfree(kctl->tlv.p);
  707. }
  708. static int snd_emu10k1_add_controls(struct snd_emu10k1 *emu,
  709. struct snd_emu10k1_fx8010_code *icode)
  710. {
  711. unsigned int i, j;
  712. struct snd_emu10k1_fx8010_control_gpr *gctl;
  713. struct snd_emu10k1_fx8010_ctl *ctl, *nctl;
  714. struct snd_kcontrol_new knew;
  715. struct snd_kcontrol *kctl;
  716. struct snd_ctl_elem_value *val;
  717. int err = 0;
  718. val = kmalloc(sizeof(*val), GFP_KERNEL);
  719. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  720. nctl = kmalloc(sizeof(*nctl), GFP_KERNEL);
  721. if (!val || !gctl || !nctl) {
  722. err = -ENOMEM;
  723. goto __error;
  724. }
  725. for (i = 0; i < icode->gpr_add_control_count; i++) {
  726. if (copy_gctl(emu, gctl, icode->gpr_add_controls, i)) {
  727. err = -EFAULT;
  728. goto __error;
  729. }
  730. if (gctl->id.iface != SNDRV_CTL_ELEM_IFACE_MIXER &&
  731. gctl->id.iface != SNDRV_CTL_ELEM_IFACE_PCM) {
  732. err = -EINVAL;
  733. goto __error;
  734. }
  735. if (! gctl->id.name[0]) {
  736. err = -EINVAL;
  737. goto __error;
  738. }
  739. ctl = snd_emu10k1_look_for_ctl(emu, &gctl->id);
  740. memset(&knew, 0, sizeof(knew));
  741. knew.iface = gctl->id.iface;
  742. knew.name = gctl->id.name;
  743. knew.index = gctl->id.index;
  744. knew.device = gctl->id.device;
  745. knew.subdevice = gctl->id.subdevice;
  746. knew.info = snd_emu10k1_gpr_ctl_info;
  747. knew.tlv.p = copy_tlv(gctl->tlv);
  748. if (knew.tlv.p)
  749. knew.access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
  750. SNDRV_CTL_ELEM_ACCESS_TLV_READ;
  751. knew.get = snd_emu10k1_gpr_ctl_get;
  752. knew.put = snd_emu10k1_gpr_ctl_put;
  753. memset(nctl, 0, sizeof(*nctl));
  754. nctl->vcount = gctl->vcount;
  755. nctl->count = gctl->count;
  756. for (j = 0; j < 32; j++) {
  757. nctl->gpr[j] = gctl->gpr[j];
  758. nctl->value[j] = ~gctl->value[j]; /* inverted, we want to write new value in gpr_ctl_put() */
  759. val->value.integer.value[j] = gctl->value[j];
  760. }
  761. nctl->min = gctl->min;
  762. nctl->max = gctl->max;
  763. nctl->translation = gctl->translation;
  764. if (ctl == NULL) {
  765. ctl = kmalloc(sizeof(*ctl), GFP_KERNEL);
  766. if (ctl == NULL) {
  767. err = -ENOMEM;
  768. kfree(knew.tlv.p);
  769. goto __error;
  770. }
  771. knew.private_value = (unsigned long)ctl;
  772. *ctl = *nctl;
  773. if ((err = snd_ctl_add(emu->card, kctl = snd_ctl_new1(&knew, emu))) < 0) {
  774. kfree(ctl);
  775. kfree(knew.tlv.p);
  776. goto __error;
  777. }
  778. kctl->private_free = snd_emu10k1_ctl_private_free;
  779. ctl->kcontrol = kctl;
  780. list_add_tail(&ctl->list, &emu->fx8010.gpr_ctl);
  781. } else {
  782. /* overwrite */
  783. nctl->list = ctl->list;
  784. nctl->kcontrol = ctl->kcontrol;
  785. *ctl = *nctl;
  786. snd_ctl_notify(emu->card, SNDRV_CTL_EVENT_MASK_VALUE |
  787. SNDRV_CTL_EVENT_MASK_INFO, &ctl->kcontrol->id);
  788. }
  789. snd_emu10k1_gpr_ctl_put(ctl->kcontrol, val);
  790. }
  791. __error:
  792. kfree(nctl);
  793. kfree(gctl);
  794. kfree(val);
  795. return err;
  796. }
  797. static int snd_emu10k1_del_controls(struct snd_emu10k1 *emu,
  798. struct snd_emu10k1_fx8010_code *icode)
  799. {
  800. unsigned int i;
  801. struct snd_ctl_elem_id id;
  802. struct snd_ctl_elem_id __user *_id;
  803. struct snd_emu10k1_fx8010_ctl *ctl;
  804. struct snd_card *card = emu->card;
  805. for (i = 0, _id = icode->gpr_del_controls;
  806. i < icode->gpr_del_control_count; i++, _id++) {
  807. if (copy_from_user(&id, _id, sizeof(id)))
  808. return -EFAULT;
  809. down_write(&card->controls_rwsem);
  810. ctl = snd_emu10k1_look_for_ctl(emu, &id);
  811. if (ctl)
  812. snd_ctl_remove(card, ctl->kcontrol);
  813. up_write(&card->controls_rwsem);
  814. }
  815. return 0;
  816. }
  817. static int snd_emu10k1_list_controls(struct snd_emu10k1 *emu,
  818. struct snd_emu10k1_fx8010_code *icode)
  819. {
  820. unsigned int i = 0, j;
  821. unsigned int total = 0;
  822. struct snd_emu10k1_fx8010_control_gpr *gctl;
  823. struct snd_emu10k1_fx8010_ctl *ctl;
  824. struct snd_ctl_elem_id *id;
  825. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  826. if (! gctl)
  827. return -ENOMEM;
  828. list_for_each_entry(ctl, &emu->fx8010.gpr_ctl, list) {
  829. total++;
  830. if (icode->gpr_list_controls &&
  831. i < icode->gpr_list_control_count) {
  832. memset(gctl, 0, sizeof(*gctl));
  833. id = &ctl->kcontrol->id;
  834. gctl->id.iface = id->iface;
  835. strlcpy(gctl->id.name, id->name, sizeof(gctl->id.name));
  836. gctl->id.index = id->index;
  837. gctl->id.device = id->device;
  838. gctl->id.subdevice = id->subdevice;
  839. gctl->vcount = ctl->vcount;
  840. gctl->count = ctl->count;
  841. for (j = 0; j < 32; j++) {
  842. gctl->gpr[j] = ctl->gpr[j];
  843. gctl->value[j] = ctl->value[j];
  844. }
  845. gctl->min = ctl->min;
  846. gctl->max = ctl->max;
  847. gctl->translation = ctl->translation;
  848. if (copy_gctl_to_user(emu, icode->gpr_list_controls,
  849. gctl, i)) {
  850. kfree(gctl);
  851. return -EFAULT;
  852. }
  853. i++;
  854. }
  855. }
  856. icode->gpr_list_control_total = total;
  857. kfree(gctl);
  858. return 0;
  859. }
  860. static int snd_emu10k1_icode_poke(struct snd_emu10k1 *emu,
  861. struct snd_emu10k1_fx8010_code *icode)
  862. {
  863. int err = 0;
  864. mutex_lock(&emu->fx8010.lock);
  865. if ((err = snd_emu10k1_verify_controls(emu, icode)) < 0)
  866. goto __error;
  867. strlcpy(emu->fx8010.name, icode->name, sizeof(emu->fx8010.name));
  868. /* stop FX processor - this may be dangerous, but it's better to miss
  869. some samples than generate wrong ones - [jk] */
  870. if (emu->audigy)
  871. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_SINGLE_STEP);
  872. else
  873. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_SINGLE_STEP);
  874. /* ok, do the main job */
  875. if ((err = snd_emu10k1_del_controls(emu, icode)) < 0 ||
  876. (err = snd_emu10k1_gpr_poke(emu, icode)) < 0 ||
  877. (err = snd_emu10k1_tram_poke(emu, icode)) < 0 ||
  878. (err = snd_emu10k1_code_poke(emu, icode)) < 0 ||
  879. (err = snd_emu10k1_add_controls(emu, icode)) < 0)
  880. goto __error;
  881. /* start FX processor when the DSP code is updated */
  882. if (emu->audigy)
  883. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  884. else
  885. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  886. __error:
  887. mutex_unlock(&emu->fx8010.lock);
  888. return err;
  889. }
  890. static int snd_emu10k1_icode_peek(struct snd_emu10k1 *emu,
  891. struct snd_emu10k1_fx8010_code *icode)
  892. {
  893. int err;
  894. mutex_lock(&emu->fx8010.lock);
  895. strlcpy(icode->name, emu->fx8010.name, sizeof(icode->name));
  896. /* ok, do the main job */
  897. err = snd_emu10k1_gpr_peek(emu, icode);
  898. if (err >= 0)
  899. err = snd_emu10k1_tram_peek(emu, icode);
  900. if (err >= 0)
  901. err = snd_emu10k1_code_peek(emu, icode);
  902. if (err >= 0)
  903. err = snd_emu10k1_list_controls(emu, icode);
  904. mutex_unlock(&emu->fx8010.lock);
  905. return err;
  906. }
  907. static int snd_emu10k1_ipcm_poke(struct snd_emu10k1 *emu,
  908. struct snd_emu10k1_fx8010_pcm_rec *ipcm)
  909. {
  910. unsigned int i;
  911. int err = 0;
  912. struct snd_emu10k1_fx8010_pcm *pcm;
  913. if (ipcm->substream >= EMU10K1_FX8010_PCM_COUNT)
  914. return -EINVAL;
  915. if (ipcm->channels > 32)
  916. return -EINVAL;
  917. pcm = &emu->fx8010.pcm[ipcm->substream];
  918. mutex_lock(&emu->fx8010.lock);
  919. spin_lock_irq(&emu->reg_lock);
  920. if (pcm->opened) {
  921. err = -EBUSY;
  922. goto __error;
  923. }
  924. if (ipcm->channels == 0) { /* remove */
  925. pcm->valid = 0;
  926. } else {
  927. /* FIXME: we need to add universal code to the PCM transfer routine */
  928. if (ipcm->channels != 2) {
  929. err = -EINVAL;
  930. goto __error;
  931. }
  932. pcm->valid = 1;
  933. pcm->opened = 0;
  934. pcm->channels = ipcm->channels;
  935. pcm->tram_start = ipcm->tram_start;
  936. pcm->buffer_size = ipcm->buffer_size;
  937. pcm->gpr_size = ipcm->gpr_size;
  938. pcm->gpr_count = ipcm->gpr_count;
  939. pcm->gpr_tmpcount = ipcm->gpr_tmpcount;
  940. pcm->gpr_ptr = ipcm->gpr_ptr;
  941. pcm->gpr_trigger = ipcm->gpr_trigger;
  942. pcm->gpr_running = ipcm->gpr_running;
  943. for (i = 0; i < pcm->channels; i++)
  944. pcm->etram[i] = ipcm->etram[i];
  945. }
  946. __error:
  947. spin_unlock_irq(&emu->reg_lock);
  948. mutex_unlock(&emu->fx8010.lock);
  949. return err;
  950. }
  951. static int snd_emu10k1_ipcm_peek(struct snd_emu10k1 *emu,
  952. struct snd_emu10k1_fx8010_pcm_rec *ipcm)
  953. {
  954. unsigned int i;
  955. int err = 0;
  956. struct snd_emu10k1_fx8010_pcm *pcm;
  957. if (ipcm->substream >= EMU10K1_FX8010_PCM_COUNT)
  958. return -EINVAL;
  959. pcm = &emu->fx8010.pcm[ipcm->substream];
  960. mutex_lock(&emu->fx8010.lock);
  961. spin_lock_irq(&emu->reg_lock);
  962. ipcm->channels = pcm->channels;
  963. ipcm->tram_start = pcm->tram_start;
  964. ipcm->buffer_size = pcm->buffer_size;
  965. ipcm->gpr_size = pcm->gpr_size;
  966. ipcm->gpr_ptr = pcm->gpr_ptr;
  967. ipcm->gpr_count = pcm->gpr_count;
  968. ipcm->gpr_tmpcount = pcm->gpr_tmpcount;
  969. ipcm->gpr_trigger = pcm->gpr_trigger;
  970. ipcm->gpr_running = pcm->gpr_running;
  971. for (i = 0; i < pcm->channels; i++)
  972. ipcm->etram[i] = pcm->etram[i];
  973. ipcm->res1 = ipcm->res2 = 0;
  974. ipcm->pad = 0;
  975. spin_unlock_irq(&emu->reg_lock);
  976. mutex_unlock(&emu->fx8010.lock);
  977. return err;
  978. }
  979. #define SND_EMU10K1_GPR_CONTROLS 44
  980. #define SND_EMU10K1_INPUTS 12
  981. #define SND_EMU10K1_PLAYBACK_CHANNELS 8
  982. #define SND_EMU10K1_CAPTURE_CHANNELS 4
  983. static void __devinit
  984. snd_emu10k1_init_mono_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  985. const char *name, int gpr, int defval)
  986. {
  987. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  988. strcpy(ctl->id.name, name);
  989. ctl->vcount = ctl->count = 1;
  990. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  991. ctl->min = 0;
  992. ctl->max = 100;
  993. ctl->tlv = snd_emu10k1_db_scale1;
  994. ctl->translation = EMU10K1_GPR_TRANSLATION_TABLE100;
  995. }
  996. static void __devinit
  997. snd_emu10k1_init_stereo_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  998. const char *name, int gpr, int defval)
  999. {
  1000. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1001. strcpy(ctl->id.name, name);
  1002. ctl->vcount = ctl->count = 2;
  1003. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1004. ctl->gpr[1] = gpr + 1; ctl->value[1] = defval;
  1005. ctl->min = 0;
  1006. ctl->max = 100;
  1007. ctl->tlv = snd_emu10k1_db_scale1;
  1008. ctl->translation = EMU10K1_GPR_TRANSLATION_TABLE100;
  1009. }
  1010. static void __devinit
  1011. snd_emu10k1_init_mono_onoff_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1012. const char *name, int gpr, int defval)
  1013. {
  1014. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1015. strcpy(ctl->id.name, name);
  1016. ctl->vcount = ctl->count = 1;
  1017. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1018. ctl->min = 0;
  1019. ctl->max = 1;
  1020. ctl->translation = EMU10K1_GPR_TRANSLATION_ONOFF;
  1021. }
  1022. static void __devinit
  1023. snd_emu10k1_init_stereo_onoff_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1024. const char *name, int gpr, int defval)
  1025. {
  1026. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1027. strcpy(ctl->id.name, name);
  1028. ctl->vcount = ctl->count = 2;
  1029. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1030. ctl->gpr[1] = gpr + 1; ctl->value[1] = defval;
  1031. ctl->min = 0;
  1032. ctl->max = 1;
  1033. ctl->translation = EMU10K1_GPR_TRANSLATION_ONOFF;
  1034. }
  1035. /*
  1036. * Used for emu1010 - conversion from 32-bit capture inputs from HANA
  1037. * to 2 x 16-bit registers in audigy - their values are read via DMA.
  1038. * Conversion is performed by Audigy DSP instructions of FX8010.
  1039. */
  1040. static int snd_emu10k1_audigy_dsp_convert_32_to_2x16(
  1041. struct snd_emu10k1_fx8010_code *icode,
  1042. u32 *ptr, int tmp, int bit_shifter16,
  1043. int reg_in, int reg_out)
  1044. {
  1045. A_OP(icode, ptr, iACC3, A_GPR(tmp + 1), reg_in, A_C_00000000, A_C_00000000);
  1046. A_OP(icode, ptr, iANDXOR, A_GPR(tmp), A_GPR(tmp + 1), A_GPR(bit_shifter16 - 1), A_C_00000000);
  1047. A_OP(icode, ptr, iTSTNEG, A_GPR(tmp + 2), A_GPR(tmp), A_C_80000000, A_GPR(bit_shifter16 - 2));
  1048. A_OP(icode, ptr, iANDXOR, A_GPR(tmp + 2), A_GPR(tmp + 2), A_C_80000000, A_C_00000000);
  1049. A_OP(icode, ptr, iANDXOR, A_GPR(tmp), A_GPR(tmp), A_GPR(bit_shifter16 - 3), A_C_00000000);
  1050. A_OP(icode, ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A_GPR(tmp), A_C_00010000);
  1051. A_OP(icode, ptr, iANDXOR, reg_out, A_GPR(tmp), A_C_ffffffff, A_GPR(tmp + 2));
  1052. A_OP(icode, ptr, iACC3, reg_out + 1, A_GPR(tmp + 1), A_C_00000000, A_C_00000000);
  1053. return 1;
  1054. }
  1055. /*
  1056. * initial DSP configuration for Audigy
  1057. */
  1058. static int __devinit _snd_emu10k1_audigy_init_efx(struct snd_emu10k1 *emu)
  1059. {
  1060. int err, i, z, gpr, nctl;
  1061. int bit_shifter16;
  1062. const int playback = 10;
  1063. const int capture = playback + (SND_EMU10K1_PLAYBACK_CHANNELS * 2); /* we reserve 10 voices */
  1064. const int stereo_mix = capture + 2;
  1065. const int tmp = 0x88;
  1066. u32 ptr;
  1067. struct snd_emu10k1_fx8010_code *icode = NULL;
  1068. struct snd_emu10k1_fx8010_control_gpr *controls = NULL, *ctl;
  1069. u32 *gpr_map;
  1070. mm_segment_t seg;
  1071. if ((icode = kzalloc(sizeof(*icode), GFP_KERNEL)) == NULL ||
  1072. (icode->gpr_map = (u_int32_t __user *)
  1073. kcalloc(512 + 256 + 256 + 2 * 1024, sizeof(u_int32_t),
  1074. GFP_KERNEL)) == NULL ||
  1075. (controls = kcalloc(SND_EMU10K1_GPR_CONTROLS,
  1076. sizeof(*controls), GFP_KERNEL)) == NULL) {
  1077. err = -ENOMEM;
  1078. goto __err;
  1079. }
  1080. gpr_map = (u32 __force *)icode->gpr_map;
  1081. icode->tram_data_map = icode->gpr_map + 512;
  1082. icode->tram_addr_map = icode->tram_data_map + 256;
  1083. icode->code = icode->tram_addr_map + 256;
  1084. /* clear free GPRs */
  1085. for (i = 0; i < 512; i++)
  1086. set_bit(i, icode->gpr_valid);
  1087. /* clear TRAM data & address lines */
  1088. for (i = 0; i < 256; i++)
  1089. set_bit(i, icode->tram_valid);
  1090. strcpy(icode->name, "Audigy DSP code for ALSA");
  1091. ptr = 0;
  1092. nctl = 0;
  1093. gpr = stereo_mix + 10;
  1094. gpr_map[gpr++] = 0x00007fff;
  1095. gpr_map[gpr++] = 0x00008000;
  1096. gpr_map[gpr++] = 0x0000ffff;
  1097. bit_shifter16 = gpr;
  1098. /* stop FX processor */
  1099. snd_emu10k1_ptr_write(emu, A_DBG, 0, (emu->fx8010.dbg = 0) | A_DBG_SINGLE_STEP);
  1100. #if 1
  1101. /* PCM front Playback Volume (independent from stereo mix)
  1102. * playback = 0 + ( gpr * FXBUS_PCM_LEFT_FRONT >> 31)
  1103. * where gpr contains attenuation from corresponding mixer control
  1104. * (snd_emu10k1_init_stereo_control)
  1105. */
  1106. A_OP(icode, &ptr, iMAC0, A_GPR(playback), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_FRONT));
  1107. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_FRONT));
  1108. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Front Playback Volume", gpr, 100);
  1109. gpr += 2;
  1110. /* PCM Surround Playback (independent from stereo mix) */
  1111. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_REAR));
  1112. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_REAR));
  1113. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Surround Playback Volume", gpr, 100);
  1114. gpr += 2;
  1115. /* PCM Side Playback (independent from stereo mix) */
  1116. if (emu->card_capabilities->spk71) {
  1117. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_SIDE));
  1118. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_SIDE));
  1119. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Side Playback Volume", gpr, 100);
  1120. gpr += 2;
  1121. }
  1122. /* PCM Center Playback (independent from stereo mix) */
  1123. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_CENTER));
  1124. snd_emu10k1_init_mono_control(&controls[nctl++], "PCM Center Playback Volume", gpr, 100);
  1125. gpr++;
  1126. /* PCM LFE Playback (independent from stereo mix) */
  1127. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LFE));
  1128. snd_emu10k1_init_mono_control(&controls[nctl++], "PCM LFE Playback Volume", gpr, 100);
  1129. gpr++;
  1130. /*
  1131. * Stereo Mix
  1132. */
  1133. /* Wave (PCM) Playback Volume (will be renamed later) */
  1134. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT));
  1135. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT));
  1136. snd_emu10k1_init_stereo_control(&controls[nctl++], "Wave Playback Volume", gpr, 100);
  1137. gpr += 2;
  1138. /* Synth Playback */
  1139. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+0), A_GPR(stereo_mix+0), A_GPR(gpr), A_FXBUS(FXBUS_MIDI_LEFT));
  1140. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+1), A_GPR(stereo_mix+1), A_GPR(gpr+1), A_FXBUS(FXBUS_MIDI_RIGHT));
  1141. snd_emu10k1_init_stereo_control(&controls[nctl++], "Synth Playback Volume", gpr, 100);
  1142. gpr += 2;
  1143. /* Wave (PCM) Capture */
  1144. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT));
  1145. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT));
  1146. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Capture Volume", gpr, 0);
  1147. gpr += 2;
  1148. /* Synth Capture */
  1149. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_FXBUS(FXBUS_MIDI_LEFT));
  1150. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr+1), A_FXBUS(FXBUS_MIDI_RIGHT));
  1151. snd_emu10k1_init_stereo_control(&controls[nctl++], "Synth Capture Volume", gpr, 0);
  1152. gpr += 2;
  1153. /*
  1154. * inputs
  1155. */
  1156. #define A_ADD_VOLUME_IN(var,vol,input) \
  1157. A_OP(icode, &ptr, iMAC0, A_GPR(var), A_GPR(var), A_GPR(vol), A_EXTIN(input))
  1158. /* emu1212 DSP 0 and DSP 1 Capture */
  1159. if (emu->card_capabilities->emu_model) {
  1160. if (emu->card_capabilities->ca0108_chip) {
  1161. /* Note:JCD:No longer bit shift lower 16bits to upper 16bits of 32bit value. */
  1162. A_OP(icode, &ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A3_EMU32IN(0x0), A_C_00000001);
  1163. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_GPR(tmp));
  1164. A_OP(icode, &ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A3_EMU32IN(0x1), A_C_00000001);
  1165. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr), A_GPR(tmp));
  1166. } else {
  1167. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_P16VIN(0x0));
  1168. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr+1), A_P16VIN(0x1));
  1169. }
  1170. snd_emu10k1_init_stereo_control(&controls[nctl++], "EMU Capture Volume", gpr, 0);
  1171. gpr += 2;
  1172. }
  1173. /* AC'97 Playback Volume - used only for mic (renamed later) */
  1174. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_AC97_L);
  1175. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_AC97_R);
  1176. snd_emu10k1_init_stereo_control(&controls[nctl++], "AMic Playback Volume", gpr, 0);
  1177. gpr += 2;
  1178. /* AC'97 Capture Volume - used only for mic */
  1179. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_AC97_L);
  1180. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_AC97_R);
  1181. snd_emu10k1_init_stereo_control(&controls[nctl++], "Mic Capture Volume", gpr, 0);
  1182. gpr += 2;
  1183. /* mic capture buffer */
  1184. A_OP(icode, &ptr, iINTERP, A_EXTOUT(A_EXTOUT_MIC_CAP), A_EXTIN(A_EXTIN_AC97_L), 0xcd, A_EXTIN(A_EXTIN_AC97_R));
  1185. /* Audigy CD Playback Volume */
  1186. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_SPDIF_CD_L);
  1187. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_SPDIF_CD_R);
  1188. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1189. emu->card_capabilities->ac97_chip ? "Audigy CD Playback Volume" : "CD Playback Volume",
  1190. gpr, 0);
  1191. gpr += 2;
  1192. /* Audigy CD Capture Volume */
  1193. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_SPDIF_CD_L);
  1194. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_SPDIF_CD_R);
  1195. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1196. emu->card_capabilities->ac97_chip ? "Audigy CD Capture Volume" : "CD Capture Volume",
  1197. gpr, 0);
  1198. gpr += 2;
  1199. /* Optical SPDIF Playback Volume */
  1200. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_OPT_SPDIF_L);
  1201. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_OPT_SPDIF_R);
  1202. snd_emu10k1_init_stereo_control(&controls[nctl++], SNDRV_CTL_NAME_IEC958("Optical ",PLAYBACK,VOLUME), gpr, 0);
  1203. gpr += 2;
  1204. /* Optical SPDIF Capture Volume */
  1205. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_OPT_SPDIF_L);
  1206. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_OPT_SPDIF_R);
  1207. snd_emu10k1_init_stereo_control(&controls[nctl++], SNDRV_CTL_NAME_IEC958("Optical ",CAPTURE,VOLUME), gpr, 0);
  1208. gpr += 2;
  1209. /* Line2 Playback Volume */
  1210. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_LINE2_L);
  1211. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_LINE2_R);
  1212. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1213. emu->card_capabilities->ac97_chip ? "Line2 Playback Volume" : "Line Playback Volume",
  1214. gpr, 0);
  1215. gpr += 2;
  1216. /* Line2 Capture Volume */
  1217. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_LINE2_L);
  1218. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_LINE2_R);
  1219. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1220. emu->card_capabilities->ac97_chip ? "Line2 Capture Volume" : "Line Capture Volume",
  1221. gpr, 0);
  1222. gpr += 2;
  1223. /* Philips ADC Playback Volume */
  1224. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_ADC_L);
  1225. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_ADC_R);
  1226. snd_emu10k1_init_stereo_control(&controls[nctl++], "Analog Mix Playback Volume", gpr, 0);
  1227. gpr += 2;
  1228. /* Philips ADC Capture Volume */
  1229. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_ADC_L);
  1230. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_ADC_R);
  1231. snd_emu10k1_init_stereo_control(&controls[nctl++], "Analog Mix Capture Volume", gpr, 0);
  1232. gpr += 2;
  1233. /* Aux2 Playback Volume */
  1234. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_AUX2_L);
  1235. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_AUX2_R);
  1236. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1237. emu->card_capabilities->ac97_chip ? "Aux2 Playback Volume" : "Aux Playback Volume",
  1238. gpr, 0);
  1239. gpr += 2;
  1240. /* Aux2 Capture Volume */
  1241. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_AUX2_L);
  1242. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_AUX2_R);
  1243. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1244. emu->card_capabilities->ac97_chip ? "Aux2 Capture Volume" : "Aux Capture Volume",
  1245. gpr, 0);
  1246. gpr += 2;
  1247. /* Stereo Mix Front Playback Volume */
  1248. A_OP(icode, &ptr, iMAC0, A_GPR(playback), A_GPR(playback), A_GPR(gpr), A_GPR(stereo_mix));
  1249. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1), A_GPR(playback+1), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1250. snd_emu10k1_init_stereo_control(&controls[nctl++], "Front Playback Volume", gpr, 100);
  1251. gpr += 2;
  1252. /* Stereo Mix Surround Playback */
  1253. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2), A_GPR(playback+2), A_GPR(gpr), A_GPR(stereo_mix));
  1254. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3), A_GPR(playback+3), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1255. snd_emu10k1_init_stereo_control(&controls[nctl++], "Surround Playback Volume", gpr, 0);
  1256. gpr += 2;
  1257. /* Stereo Mix Center Playback */
  1258. /* Center = sub = Left/2 + Right/2 */
  1259. A_OP(icode, &ptr, iINTERP, A_GPR(tmp), A_GPR(stereo_mix), 0xcd, A_GPR(stereo_mix+1));
  1260. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4), A_GPR(playback+4), A_GPR(gpr), A_GPR(tmp));
  1261. snd_emu10k1_init_mono_control(&controls[nctl++], "Center Playback Volume", gpr, 0);
  1262. gpr++;
  1263. /* Stereo Mix LFE Playback */
  1264. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5), A_GPR(playback+5), A_GPR(gpr), A_GPR(tmp));
  1265. snd_emu10k1_init_mono_control(&controls[nctl++], "LFE Playback Volume", gpr, 0);
  1266. gpr++;
  1267. if (emu->card_capabilities->spk71) {
  1268. /* Stereo Mix Side Playback */
  1269. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6), A_GPR(playback+6), A_GPR(gpr), A_GPR(stereo_mix));
  1270. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7), A_GPR(playback+7), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1271. snd_emu10k1_init_stereo_control(&controls[nctl++], "Side Playback Volume", gpr, 0);
  1272. gpr += 2;
  1273. }
  1274. /*
  1275. * outputs
  1276. */
  1277. #define A_PUT_OUTPUT(out,src) A_OP(icode, &ptr, iACC3, A_EXTOUT(out), A_C_00000000, A_C_00000000, A_GPR(src))
  1278. #define A_PUT_STEREO_OUTPUT(out1,out2,src) \
  1279. {A_PUT_OUTPUT(out1,src); A_PUT_OUTPUT(out2,src+1);}
  1280. #define _A_SWITCH(icode, ptr, dst, src, sw) \
  1281. A_OP((icode), ptr, iMACINT0, dst, A_C_00000000, src, sw);
  1282. #define A_SWITCH(icode, ptr, dst, src, sw) \
  1283. _A_SWITCH(icode, ptr, A_GPR(dst), A_GPR(src), A_GPR(sw))
  1284. #define _A_SWITCH_NEG(icode, ptr, dst, src) \
  1285. A_OP((icode), ptr, iANDXOR, dst, src, A_C_00000001, A_C_00000001);
  1286. #define A_SWITCH_NEG(icode, ptr, dst, src) \
  1287. _A_SWITCH_NEG(icode, ptr, A_GPR(dst), A_GPR(src))
  1288. /*
  1289. * Process tone control
  1290. */
  1291. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), A_GPR(playback + 0), A_C_00000000, A_C_00000000); /* left */
  1292. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), A_GPR(playback + 1), A_C_00000000, A_C_00000000); /* right */
  1293. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2), A_GPR(playback + 2), A_C_00000000, A_C_00000000); /* rear left */
  1294. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 3), A_GPR(playback + 3), A_C_00000000, A_C_00000000); /* rear right */
  1295. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), A_GPR(playback + 4), A_C_00000000, A_C_00000000); /* center */
  1296. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), A_GPR(playback + 5), A_C_00000000, A_C_00000000); /* LFE */
  1297. if (emu->card_capabilities->spk71) {
  1298. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 6), A_GPR(playback + 6), A_C_00000000, A_C_00000000); /* side left */
  1299. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 7), A_GPR(playback + 7), A_C_00000000, A_C_00000000); /* side right */
  1300. }
  1301. ctl = &controls[nctl + 0];
  1302. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1303. strcpy(ctl->id.name, "Tone Control - Bass");
  1304. ctl->vcount = 2;
  1305. ctl->count = 10;
  1306. ctl->min = 0;
  1307. ctl->max = 40;
  1308. ctl->value[0] = ctl->value[1] = 20;
  1309. ctl->translation = EMU10K1_GPR_TRANSLATION_BASS;
  1310. ctl = &controls[nctl + 1];
  1311. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1312. strcpy(ctl->id.name, "Tone Control - Treble");
  1313. ctl->vcount = 2;
  1314. ctl->count = 10;
  1315. ctl->min = 0;
  1316. ctl->max = 40;
  1317. ctl->value[0] = ctl->value[1] = 20;
  1318. ctl->translation = EMU10K1_GPR_TRANSLATION_TREBLE;
  1319. #define BASS_GPR 0x8c
  1320. #define TREBLE_GPR 0x96
  1321. for (z = 0; z < 5; z++) {
  1322. int j;
  1323. for (j = 0; j < 2; j++) {
  1324. controls[nctl + 0].gpr[z * 2 + j] = BASS_GPR + z * 2 + j;
  1325. controls[nctl + 1].gpr[z * 2 + j] = TREBLE_GPR + z * 2 + j;
  1326. }
  1327. }
  1328. for (z = 0; z < 4; z++) { /* front/rear/center-lfe/side */
  1329. int j, k, l, d;
  1330. for (j = 0; j < 2; j++) { /* left/right */
  1331. k = 0xb0 + (z * 8) + (j * 4);
  1332. l = 0xe0 + (z * 8) + (j * 4);
  1333. d = playback + SND_EMU10K1_PLAYBACK_CHANNELS + z * 2 + j;
  1334. A_OP(icode, &ptr, iMAC0, A_C_00000000, A_C_00000000, A_GPR(d), A_GPR(BASS_GPR + 0 + j));
  1335. A_OP(icode, &ptr, iMACMV, A_GPR(k+1), A_GPR(k), A_GPR(k+1), A_GPR(BASS_GPR + 4 + j));
  1336. A_OP(icode, &ptr, iMACMV, A_GPR(k), A_GPR(d), A_GPR(k), A_GPR(BASS_GPR + 2 + j));
  1337. A_OP(icode, &ptr, iMACMV, A_GPR(k+3), A_GPR(k+2), A_GPR(k+3), A_GPR(BASS_GPR + 8 + j));
  1338. A_OP(icode, &ptr, iMAC0, A_GPR(k+2), A_GPR_ACCU, A_GPR(k+2), A_GPR(BASS_GPR + 6 + j));
  1339. A_OP(icode, &ptr, iACC3, A_GPR(k+2), A_GPR(k+2), A_GPR(k+2), A_C_00000000);
  1340. A_OP(icode, &ptr, iMAC0, A_C_00000000, A_C_00000000, A_GPR(k+2), A_GPR(TREBLE_GPR + 0 + j));
  1341. A_OP(icode, &ptr, iMACMV, A_GPR(l+1), A_GPR(l), A_GPR(l+1), A_GPR(TREBLE_GPR + 4 + j));
  1342. A_OP(icode, &ptr, iMACMV, A_GPR(l), A_GPR(k+2), A_GPR(l), A_GPR(TREBLE_GPR + 2 + j));
  1343. A_OP(icode, &ptr, iMACMV, A_GPR(l+3), A_GPR(l+2), A_GPR(l+3), A_GPR(TREBLE_GPR + 8 + j));
  1344. A_OP(icode, &ptr, iMAC0, A_GPR(l+2), A_GPR_ACCU, A_GPR(l+2), A_GPR(TREBLE_GPR + 6 + j));
  1345. A_OP(icode, &ptr, iMACINT0, A_GPR(l+2), A_C_00000000, A_GPR(l+2), A_C_00000010);
  1346. A_OP(icode, &ptr, iACC3, A_GPR(d), A_GPR(l+2), A_C_00000000, A_C_00000000);
  1347. if (z == 2) /* center */
  1348. break;
  1349. }
  1350. }
  1351. nctl += 2;
  1352. #undef BASS_GPR
  1353. #undef TREBLE_GPR
  1354. for (z = 0; z < 8; z++) {
  1355. A_SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, gpr + 0);
  1356. A_SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 0);
  1357. A_SWITCH(icode, &ptr, tmp + 1, playback + z, tmp + 1);
  1358. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1359. }
  1360. snd_emu10k1_init_stereo_onoff_control(controls + nctl++, "Tone Control - Switch", gpr, 0);
  1361. gpr += 2;
  1362. /* Master volume (will be renamed later) */
  1363. A_OP(icode, &ptr, iMAC0, A_GPR(playback+0+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+0+SND_EMU10K1_PLAYBACK_CHANNELS));
  1364. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+1+SND_EMU10K1_PLAYBACK_CHANNELS));
  1365. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+2+SND_EMU10K1_PLAYBACK_CHANNELS));
  1366. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+3+SND_EMU10K1_PLAYBACK_CHANNELS));
  1367. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+4+SND_EMU10K1_PLAYBACK_CHANNELS));
  1368. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+5+SND_EMU10K1_PLAYBACK_CHANNELS));
  1369. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+6+SND_EMU10K1_PLAYBACK_CHANNELS));
  1370. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+7+SND_EMU10K1_PLAYBACK_CHANNELS));
  1371. snd_emu10k1_init_mono_control(&controls[nctl++], "Wave Master Playback Volume", gpr, 0);
  1372. gpr += 2;
  1373. /* analog speakers */
  1374. A_PUT_STEREO_OUTPUT(A_EXTOUT_AFRONT_L, A_EXTOUT_AFRONT_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1375. A_PUT_STEREO_OUTPUT(A_EXTOUT_AREAR_L, A_EXTOUT_AREAR_R, playback+2 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1376. A_PUT_OUTPUT(A_EXTOUT_ACENTER, playback+4 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1377. A_PUT_OUTPUT(A_EXTOUT_ALFE, playback+5 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1378. if (emu->card_capabilities->spk71)
  1379. A_PUT_STEREO_OUTPUT(A_EXTOUT_ASIDE_L, A_EXTOUT_ASIDE_R, playback+6 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1380. /* headphone */
  1381. A_PUT_STEREO_OUTPUT(A_EXTOUT_HEADPHONE_L, A_EXTOUT_HEADPHONE_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1382. /* digital outputs */
  1383. /* A_PUT_STEREO_OUTPUT(A_EXTOUT_FRONT_L, A_EXTOUT_FRONT_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS); */
  1384. if (emu->card_capabilities->emu_model) {
  1385. /* EMU1010 Outputs from PCM Front, Rear, Center, LFE, Side */
  1386. snd_printk("EMU outputs on\n");
  1387. for (z = 0; z < 8; z++) {
  1388. if (emu->card_capabilities->ca0108_chip) {
  1389. A_OP(icode, &ptr, iACC3, A3_EMU32OUT(z), A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_C_00000000, A_C_00000000);
  1390. } else {
  1391. A_OP(icode, &ptr, iACC3, A_EMU32OUTL(z), A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_C_00000000, A_C_00000000);
  1392. }
  1393. }
  1394. }
  1395. /* IEC958 Optical Raw Playback Switch */
  1396. gpr_map[gpr++] = 0;
  1397. gpr_map[gpr++] = 0x1008;
  1398. gpr_map[gpr++] = 0xffff0000;
  1399. for (z = 0; z < 2; z++) {
  1400. A_OP(icode, &ptr, iMAC0, A_GPR(tmp + 2), A_FXBUS(FXBUS_PT_LEFT + z), A_C_00000000, A_C_00000000);
  1401. A_OP(icode, &ptr, iSKIP, A_GPR_COND, A_GPR_COND, A_GPR(gpr - 2), A_C_00000001);
  1402. A_OP(icode, &ptr, iACC3, A_GPR(tmp + 2), A_C_00000000, A_C_00010000, A_GPR(tmp + 2));
  1403. A_OP(icode, &ptr, iANDXOR, A_GPR(tmp + 2), A_GPR(tmp + 2), A_GPR(gpr - 1), A_C_00000000);
  1404. A_SWITCH(icode, &ptr, tmp + 0, tmp + 2, gpr + z);
  1405. A_SWITCH_NEG(icode, &ptr, tmp + 1, gpr + z);
  1406. A_SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  1407. if ((z==1) && (emu->card_capabilities->spdif_bug)) {
  1408. /* Due to a SPDIF output bug on some Audigy cards, this code delays the Right channel by 1 sample */
  1409. snd_printk(KERN_INFO "Installing spdif_bug patch: %s\n", emu->card_capabilities->name);
  1410. A_OP(icode, &ptr, iACC3, A_EXTOUT(A_EXTOUT_FRONT_L + z), A_GPR(gpr - 3), A_C_00000000, A_C_00000000);
  1411. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 3), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1412. } else {
  1413. A_OP(icode, &ptr, iACC3, A_EXTOUT(A_EXTOUT_FRONT_L + z), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1414. }
  1415. }
  1416. snd_emu10k1_init_stereo_onoff_control(controls + nctl++, SNDRV_CTL_NAME_IEC958("Optical Raw ",PLAYBACK,SWITCH), gpr, 0);
  1417. gpr += 2;
  1418. A_PUT_STEREO_OUTPUT(A_EXTOUT_REAR_L, A_EXTOUT_REAR_R, playback+2 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1419. A_PUT_OUTPUT(A_EXTOUT_CENTER, playback+4 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1420. A_PUT_OUTPUT(A_EXTOUT_LFE, playback+5 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1421. /* ADC buffer */
  1422. #ifdef EMU10K1_CAPTURE_DIGITAL_OUT
  1423. A_PUT_STEREO_OUTPUT(A_EXTOUT_ADC_CAP_L, A_EXTOUT_ADC_CAP_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1424. #else
  1425. A_PUT_OUTPUT(A_EXTOUT_ADC_CAP_L, capture);
  1426. A_PUT_OUTPUT(A_EXTOUT_ADC_CAP_R, capture+1);
  1427. #endif
  1428. if (emu->card_capabilities->emu_model) {
  1429. if (emu->card_capabilities->ca0108_chip) {
  1430. snd_printk("EMU2 inputs on\n");
  1431. for (z = 0; z < 0x10; z++) {
  1432. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp,
  1433. bit_shifter16,
  1434. A3_EMU32IN(z),
  1435. A_FXBUS2(z*2) );
  1436. }
  1437. } else {
  1438. snd_printk("EMU inputs on\n");
  1439. /* Capture 16 (originally 8) channels of S32_LE sound */
  1440. /* printk("emufx.c: gpr=0x%x, tmp=0x%x\n",gpr, tmp); */
  1441. /* For the EMU1010: How to get 32bit values from the DSP. High 16bits into L, low 16bits into R. */
  1442. /* A_P16VIN(0) is delayed by one sample,
  1443. * so all other A_P16VIN channels will need to also be delayed
  1444. */
  1445. /* Left ADC in. 1 of 2 */
  1446. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_P16VIN(0x0), A_FXBUS2(0) );
  1447. /* Right ADC in 1 of 2 */
  1448. gpr_map[gpr++] = 0x00000000;
  1449. /* Delaying by one sample: instead of copying the input
  1450. * value A_P16VIN to output A_FXBUS2 as in the first channel,
  1451. * we use an auxiliary register, delaying the value by one
  1452. * sample
  1453. */
  1454. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(2) );
  1455. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x1), A_C_00000000, A_C_00000000);
  1456. gpr_map[gpr++] = 0x00000000;
  1457. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(4) );
  1458. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x2), A_C_00000000, A_C_00000000);
  1459. gpr_map[gpr++] = 0x00000000;
  1460. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(6) );
  1461. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x3), A_C_00000000, A_C_00000000);
  1462. /* For 96kHz mode */
  1463. /* Left ADC in. 2 of 2 */
  1464. gpr_map[gpr++] = 0x00000000;
  1465. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0x8) );
  1466. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x4), A_C_00000000, A_C_00000000);
  1467. /* Right ADC in 2 of 2 */
  1468. gpr_map[gpr++] = 0x00000000;
  1469. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xa) );
  1470. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x5), A_C_00000000, A_C_00000000);
  1471. gpr_map[gpr++] = 0x00000000;
  1472. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xc) );
  1473. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x6), A_C_00000000, A_C_00000000);
  1474. gpr_map[gpr++] = 0x00000000;
  1475. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xe) );
  1476. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x7), A_C_00000000, A_C_00000000);
  1477. /* Pavel Hofman - we still have voices, A_FXBUS2s, and
  1478. * A_P16VINs available -
  1479. * let's add 8 more capture channels - total of 16
  1480. */
  1481. gpr_map[gpr++] = 0x00000000;
  1482. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1483. bit_shifter16,
  1484. A_GPR(gpr - 1),
  1485. A_FXBUS2(0x10));
  1486. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x8),
  1487. A_C_00000000, A_C_00000000);
  1488. gpr_map[gpr++] = 0x00000000;
  1489. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1490. bit_shifter16,
  1491. A_GPR(gpr - 1),
  1492. A_FXBUS2(0x12));
  1493. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x9),
  1494. A_C_00000000, A_C_00000000);
  1495. gpr_map[gpr++] = 0x00000000;
  1496. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1497. bit_shifter16,
  1498. A_GPR(gpr - 1),
  1499. A_FXBUS2(0x14));
  1500. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xa),
  1501. A_C_00000000, A_C_00000000);
  1502. gpr_map[gpr++] = 0x00000000;
  1503. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1504. bit_shifter16,
  1505. A_GPR(gpr - 1),
  1506. A_FXBUS2(0x16));
  1507. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xb),
  1508. A_C_00000000, A_C_00000000);
  1509. gpr_map[gpr++] = 0x00000000;
  1510. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1511. bit_shifter16,
  1512. A_GPR(gpr - 1),
  1513. A_FXBUS2(0x18));
  1514. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xc),
  1515. A_C_00000000, A_C_00000000);
  1516. gpr_map[gpr++] = 0x00000000;
  1517. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1518. bit_shifter16,
  1519. A_GPR(gpr - 1),
  1520. A_FXBUS2(0x1a));
  1521. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xd),
  1522. A_C_00000000, A_C_00000000);
  1523. gpr_map[gpr++] = 0x00000000;
  1524. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1525. bit_shifter16,
  1526. A_GPR(gpr - 1),
  1527. A_FXBUS2(0x1c));
  1528. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xe),
  1529. A_C_00000000, A_C_00000000);
  1530. gpr_map[gpr++] = 0x00000000;
  1531. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1532. bit_shifter16,
  1533. A_GPR(gpr - 1),
  1534. A_FXBUS2(0x1e));
  1535. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xf),
  1536. A_C_00000000, A_C_00000000);
  1537. }
  1538. #if 0
  1539. for (z = 4; z < 8; z++) {
  1540. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_C_00000000);
  1541. }
  1542. for (z = 0xc; z < 0x10; z++) {
  1543. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_C_00000000);
  1544. }
  1545. #endif
  1546. } else {
  1547. /* EFX capture - capture the 16 EXTINs */
  1548. /* Capture 16 channels of S16_LE sound */
  1549. for (z = 0; z < 16; z++) {
  1550. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_EXTIN(z));
  1551. }
  1552. }
  1553. #endif /* JCD test */
  1554. /*
  1555. * ok, set up done..
  1556. */
  1557. if (gpr > tmp) {
  1558. snd_BUG();
  1559. err = -EIO;
  1560. goto __err;
  1561. }
  1562. /* clear remaining instruction memory */
  1563. while (ptr < 0x400)
  1564. A_OP(icode, &ptr, 0x0f, 0xc0, 0xc0, 0xcf, 0xc0);
  1565. seg = snd_enter_user();
  1566. icode->gpr_add_control_count = nctl;
  1567. icode->gpr_add_controls = (struct snd_emu10k1_fx8010_control_gpr __user *)controls;
  1568. emu->support_tlv = 1; /* support TLV */
  1569. err = snd_emu10k1_icode_poke(emu, icode);
  1570. emu->support_tlv = 0; /* clear again */
  1571. snd_leave_user(seg);
  1572. __err:
  1573. kfree(controls);
  1574. if (icode != NULL) {
  1575. kfree((void __force *)icode->gpr_map);
  1576. kfree(icode);
  1577. }
  1578. return err;
  1579. }
  1580. /*
  1581. * initial DSP configuration for Emu10k1
  1582. */
  1583. /* when volume = max, then copy only to avoid volume modification */
  1584. /* with iMAC0 (negative values) */
  1585. static void __devinit _volume(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1586. {
  1587. OP(icode, ptr, iMAC0, dst, C_00000000, src, vol);
  1588. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1589. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000001);
  1590. OP(icode, ptr, iACC3, dst, src, C_00000000, C_00000000);
  1591. }
  1592. static void __devinit _volume_add(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1593. {
  1594. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1595. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1596. OP(icode, ptr, iMACINT0, dst, dst, src, C_00000001);
  1597. OP(icode, ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000001);
  1598. OP(icode, ptr, iMAC0, dst, dst, src, vol);
  1599. }
  1600. static void __devinit _volume_out(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1601. {
  1602. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1603. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1604. OP(icode, ptr, iACC3, dst, src, C_00000000, C_00000000);
  1605. OP(icode, ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000001);
  1606. OP(icode, ptr, iMAC0, dst, C_00000000, src, vol);
  1607. }
  1608. #define VOLUME(icode, ptr, dst, src, vol) \
  1609. _volume(icode, ptr, GPR(dst), GPR(src), GPR(vol))
  1610. #define VOLUME_IN(icode, ptr, dst, src, vol) \
  1611. _volume(icode, ptr, GPR(dst), EXTIN(src), GPR(vol))
  1612. #define VOLUME_ADD(icode, ptr, dst, src, vol) \
  1613. _volume_add(icode, ptr, GPR(dst), GPR(src), GPR(vol))
  1614. #define VOLUME_ADDIN(icode, ptr, dst, src, vol) \
  1615. _volume_add(icode, ptr, GPR(dst), EXTIN(src), GPR(vol))
  1616. #define VOLUME_OUT(icode, ptr, dst, src, vol) \
  1617. _volume_out(icode, ptr, EXTOUT(dst), GPR(src), GPR(vol))
  1618. #define _SWITCH(icode, ptr, dst, src, sw) \
  1619. OP((icode), ptr, iMACINT0, dst, C_00000000, src, sw);
  1620. #define SWITCH(icode, ptr, dst, src, sw) \
  1621. _SWITCH(icode, ptr, GPR(dst), GPR(src), GPR(sw))
  1622. #define SWITCH_IN(icode, ptr, dst, src, sw) \
  1623. _SWITCH(icode, ptr, GPR(dst), EXTIN(src), GPR(sw))
  1624. #define _SWITCH_NEG(icode, ptr, dst, src) \
  1625. OP((icode), ptr, iANDXOR, dst, src, C_00000001, C_00000001);
  1626. #define SWITCH_NEG(icode, ptr, dst, src) \
  1627. _SWITCH_NEG(icode, ptr, GPR(dst), GPR(src))
  1628. static int __devinit _snd_emu10k1_init_efx(struct snd_emu10k1 *emu)
  1629. {
  1630. int err, i, z, gpr, tmp, playback, capture;
  1631. u32 ptr;
  1632. struct snd_emu10k1_fx8010_code *icode;
  1633. struct snd_emu10k1_fx8010_pcm_rec *ipcm = NULL;
  1634. struct snd_emu10k1_fx8010_control_gpr *controls = NULL, *ctl;
  1635. u32 *gpr_map;
  1636. mm_segment_t seg;
  1637. if ((icode = kzalloc(sizeof(*icode), GFP_KERNEL)) == NULL)
  1638. return -ENOMEM;
  1639. if ((icode->gpr_map = (u_int32_t __user *)
  1640. kcalloc(256 + 160 + 160 + 2 * 512, sizeof(u_int32_t),
  1641. GFP_KERNEL)) == NULL ||
  1642. (controls = kcalloc(SND_EMU10K1_GPR_CONTROLS,
  1643. sizeof(struct snd_emu10k1_fx8010_control_gpr),
  1644. GFP_KERNEL)) == NULL ||
  1645. (ipcm = kzalloc(sizeof(*ipcm), GFP_KERNEL)) == NULL) {
  1646. err = -ENOMEM;
  1647. goto __err;
  1648. }
  1649. gpr_map = (u32 __force *)icode->gpr_map;
  1650. icode->tram_data_map = icode->gpr_map + 256;
  1651. icode->tram_addr_map = icode->tram_data_map + 160;
  1652. icode->code = icode->tram_addr_map + 160;
  1653. /* clear free GPRs */
  1654. for (i = 0; i < 256; i++)
  1655. set_bit(i, icode->gpr_valid);
  1656. /* clear TRAM data & address lines */
  1657. for (i = 0; i < 160; i++)
  1658. set_bit(i, icode->tram_valid);
  1659. strcpy(icode->name, "SB Live! FX8010 code for ALSA v1.2 by Jaroslav Kysela");
  1660. ptr = 0; i = 0;
  1661. /* we have 12 inputs */
  1662. playback = SND_EMU10K1_INPUTS;
  1663. /* we have 6 playback channels and tone control doubles */
  1664. capture = playback + (SND_EMU10K1_PLAYBACK_CHANNELS * 2);
  1665. gpr = capture + SND_EMU10K1_CAPTURE_CHANNELS;
  1666. tmp = 0x88; /* we need 4 temporary GPR */
  1667. /* from 0x8c to 0xff is the area for tone control */
  1668. /* stop FX processor */
  1669. snd_emu10k1_ptr_write(emu, DBG, 0, (emu->fx8010.dbg = 0) | EMU10K1_DBG_SINGLE_STEP);
  1670. /*
  1671. * Process FX Buses
  1672. */
  1673. OP(icode, &ptr, iMACINT0, GPR(0), C_00000000, FXBUS(FXBUS_PCM_LEFT), C_00000004);
  1674. OP(icode, &ptr, iMACINT0, GPR(1), C_00000000, FXBUS(FXBUS_PCM_RIGHT), C_00000004);
  1675. OP(icode, &ptr, iMACINT0, GPR(2), C_00000000, FXBUS(FXBUS_MIDI_LEFT), C_00000004);
  1676. OP(icode, &ptr, iMACINT0, GPR(3), C_00000000, FXBUS(FXBUS_MIDI_RIGHT), C_00000004);
  1677. OP(icode, &ptr, iMACINT0, GPR(4), C_00000000, FXBUS(FXBUS_PCM_LEFT_REAR), C_00000004);
  1678. OP(icode, &ptr, iMACINT0, GPR(5), C_00000000, FXBUS(FXBUS_PCM_RIGHT_REAR), C_00000004);
  1679. OP(icode, &ptr, iMACINT0, GPR(6), C_00000000, FXBUS(FXBUS_PCM_CENTER), C_00000004);
  1680. OP(icode, &ptr, iMACINT0, GPR(7), C_00000000, FXBUS(FXBUS_PCM_LFE), C_00000004);
  1681. OP(icode, &ptr, iMACINT0, GPR(8), C_00000000, C_00000000, C_00000000); /* S/PDIF left */
  1682. OP(icode, &ptr, iMACINT0, GPR(9), C_00000000, C_00000000, C_00000000); /* S/PDIF right */
  1683. OP(icode, &ptr, iMACINT0, GPR(10), C_00000000, FXBUS(FXBUS_PCM_LEFT_FRONT), C_00000004);
  1684. OP(icode, &ptr, iMACINT0, GPR(11), C_00000000, FXBUS(FXBUS_PCM_RIGHT_FRONT), C_00000004);
  1685. /* Raw S/PDIF PCM */
  1686. ipcm->substream = 0;
  1687. ipcm->channels = 2;
  1688. ipcm->tram_start = 0;
  1689. ipcm->buffer_size = (64 * 1024) / 2;
  1690. ipcm->gpr_size = gpr++;
  1691. ipcm->gpr_ptr = gpr++;
  1692. ipcm->gpr_count = gpr++;
  1693. ipcm->gpr_tmpcount = gpr++;
  1694. ipcm->gpr_trigger = gpr++;
  1695. ipcm->gpr_running = gpr++;
  1696. ipcm->etram[0] = 0;
  1697. ipcm->etram[1] = 1;
  1698. gpr_map[gpr + 0] = 0xfffff000;
  1699. gpr_map[gpr + 1] = 0xffff0000;
  1700. gpr_map[gpr + 2] = 0x70000000;
  1701. gpr_map[gpr + 3] = 0x00000007;
  1702. gpr_map[gpr + 4] = 0x001f << 11;
  1703. gpr_map[gpr + 5] = 0x001c << 11;
  1704. gpr_map[gpr + 6] = (0x22 - 0x01) - 1; /* skip at 01 to 22 */
  1705. gpr_map[gpr + 7] = (0x22 - 0x06) - 1; /* skip at 06 to 22 */
  1706. gpr_map[gpr + 8] = 0x2000000 + (2<<11);
  1707. gpr_map[gpr + 9] = 0x4000000 + (2<<11);
  1708. gpr_map[gpr + 10] = 1<<11;
  1709. gpr_map[gpr + 11] = (0x24 - 0x0a) - 1; /* skip at 0a to 24 */
  1710. gpr_map[gpr + 12] = 0;
  1711. /* if the trigger flag is not set, skip */
  1712. /* 00: */ OP(icode, &ptr, iMAC0, C_00000000, GPR(ipcm->gpr_trigger), C_00000000, C_00000000);
  1713. /* 01: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_ZERO, GPR(gpr + 6));
  1714. /* if the running flag is set, we're running */
  1715. /* 02: */ OP(icode, &ptr, iMAC0, C_00000000, GPR(ipcm->gpr_running), C_00000000, C_00000000);
  1716. /* 03: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000004);
  1717. /* wait until ((GPR_DBAC>>11) & 0x1f) == 0x1c) */
  1718. /* 04: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), GPR_DBAC, GPR(gpr + 4), C_00000000);
  1719. /* 05: */ OP(icode, &ptr, iMACINT0, C_00000000, GPR(tmp + 0), C_ffffffff, GPR(gpr + 5));
  1720. /* 06: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, GPR(gpr + 7));
  1721. /* 07: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), C_00000010, C_00000001, C_00000000);
  1722. /* 08: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00000000, C_00000001);
  1723. /* 09: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), GPR(gpr + 12), C_ffffffff, C_00000000);
  1724. /* 0a: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, GPR(gpr + 11));
  1725. /* 0b: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), C_00000001, C_00000000, C_00000000);
  1726. /* 0c: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), ETRAM_DATA(ipcm->etram[0]), GPR(gpr + 0), C_00000000);
  1727. /* 0d: */ OP(icode, &ptr, iLOG, GPR(tmp + 0), GPR(tmp + 0), GPR(gpr + 3), C_00000000);
  1728. /* 0e: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(tmp + 0), GPR(gpr + 1), GPR(gpr + 2));
  1729. /* 0f: */ OP(icode, &ptr, iSKIP, C_00000000, GPR_COND, CC_REG_MINUS, C_00000001);
  1730. /* 10: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(8), GPR(gpr + 1), GPR(gpr + 2));
  1731. /* 11: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), ETRAM_DATA(ipcm->etram[1]), GPR(gpr + 0), C_00000000);
  1732. /* 12: */ OP(icode, &ptr, iLOG, GPR(tmp + 0), GPR(tmp + 0), GPR(gpr + 3), C_00000000);
  1733. /* 13: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(tmp + 0), GPR(gpr + 1), GPR(gpr + 2));
  1734. /* 14: */ OP(icode, &ptr, iSKIP, C_00000000, GPR_COND, CC_REG_MINUS, C_00000001);
  1735. /* 15: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(9), GPR(gpr + 1), GPR(gpr + 2));
  1736. /* 16: */ OP(icode, &ptr, iACC3, GPR(tmp + 0), GPR(ipcm->gpr_ptr), C_00000001, C_00000000);
  1737. /* 17: */ OP(icode, &ptr, iMACINT0, C_00000000, GPR(tmp + 0), C_ffffffff, GPR(ipcm->gpr_size));
  1738. /* 18: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_MINUS, C_00000001);
  1739. /* 19: */ OP(icode, &ptr, iACC3, GPR(tmp + 0), C_00000000, C_00000000, C_00000000);
  1740. /* 1a: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_ptr), GPR(tmp + 0), C_00000000, C_00000000);
  1741. /* 1b: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_tmpcount), GPR(ipcm->gpr_tmpcount), C_ffffffff, C_00000000);
  1742. /* 1c: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1743. /* 1d: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_tmpcount), GPR(ipcm->gpr_count), C_00000000, C_00000000);
  1744. /* 1e: */ OP(icode, &ptr, iACC3, GPR_IRQ, C_80000000, C_00000000, C_00000000);
  1745. /* 1f: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00000001, C_00010000);
  1746. /* 20: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00010000, C_00000001);
  1747. /* 21: */ OP(icode, &ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000002);
  1748. /* 22: */ OP(icode, &ptr, iMACINT1, ETRAM_ADDR(ipcm->etram[0]), GPR(gpr + 8), GPR_DBAC, C_ffffffff);
  1749. /* 23: */ OP(icode, &ptr, iMACINT1, ETRAM_ADDR(ipcm->etram[1]), GPR(gpr + 9), GPR_DBAC, C_ffffffff);
  1750. /* 24: */
  1751. gpr += 13;
  1752. /* Wave Playback Volume */
  1753. for (z = 0; z < 2; z++)
  1754. VOLUME(icode, &ptr, playback + z, z, gpr + z);
  1755. snd_emu10k1_init_stereo_control(controls + i++, "Wave Playback Volume", gpr, 100);
  1756. gpr += 2;
  1757. /* Wave Surround Playback Volume */
  1758. for (z = 0; z < 2; z++)
  1759. VOLUME(icode, &ptr, playback + 2 + z, z, gpr + z);
  1760. snd_emu10k1_init_stereo_control(controls + i++, "Wave Surround Playback Volume", gpr, 0);
  1761. gpr += 2;
  1762. /* Wave Center/LFE Playback Volume */
  1763. OP(icode, &ptr, iACC3, GPR(tmp + 0), FXBUS(FXBUS_PCM_LEFT), FXBUS(FXBUS_PCM_RIGHT), C_00000000);
  1764. OP(icode, &ptr, iMACINT0, GPR(tmp + 0), C_00000000, GPR(tmp + 0), C_00000002);
  1765. VOLUME(icode, &ptr, playback + 4, tmp + 0, gpr);
  1766. snd_emu10k1_init_mono_control(controls + i++, "Wave Center Playback Volume", gpr++, 0);
  1767. VOLUME(icode, &ptr, playback + 5, tmp + 0, gpr);
  1768. snd_emu10k1_init_mono_control(controls + i++, "Wave LFE Playback Volume", gpr++, 0);
  1769. /* Wave Capture Volume + Switch */
  1770. for (z = 0; z < 2; z++) {
  1771. SWITCH(icode, &ptr, tmp + 0, z, gpr + 2 + z);
  1772. VOLUME(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1773. }
  1774. snd_emu10k1_init_stereo_control(controls + i++, "Wave Capture Volume", gpr, 0);
  1775. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Wave Capture Switch", gpr + 2, 0);
  1776. gpr += 4;
  1777. /* Synth Playback Volume */
  1778. for (z = 0; z < 2; z++)
  1779. VOLUME_ADD(icode, &ptr, playback + z, 2 + z, gpr + z);
  1780. snd_emu10k1_init_stereo_control(controls + i++, "Synth Playback Volume", gpr, 100);
  1781. gpr += 2;
  1782. /* Synth Capture Volume + Switch */
  1783. for (z = 0; z < 2; z++) {
  1784. SWITCH(icode, &ptr, tmp + 0, 2 + z, gpr + 2 + z);
  1785. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1786. }
  1787. snd_emu10k1_init_stereo_control(controls + i++, "Synth Capture Volume", gpr, 0);
  1788. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Synth Capture Switch", gpr + 2, 0);
  1789. gpr += 4;
  1790. /* Surround Digital Playback Volume (renamed later without Digital) */
  1791. for (z = 0; z < 2; z++)
  1792. VOLUME_ADD(icode, &ptr, playback + 2 + z, 4 + z, gpr + z);
  1793. snd_emu10k1_init_stereo_control(controls + i++, "Surround Digital Playback Volume", gpr, 100);
  1794. gpr += 2;
  1795. /* Surround Capture Volume + Switch */
  1796. for (z = 0; z < 2; z++) {
  1797. SWITCH(icode, &ptr, tmp + 0, 4 + z, gpr + 2 + z);
  1798. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1799. }
  1800. snd_emu10k1_init_stereo_control(controls + i++, "Surround Capture Volume", gpr, 0);
  1801. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Surround Capture Switch", gpr + 2, 0);
  1802. gpr += 4;
  1803. /* Center Playback Volume (renamed later without Digital) */
  1804. VOLUME_ADD(icode, &ptr, playback + 4, 6, gpr);
  1805. snd_emu10k1_init_mono_control(controls + i++, "Center Digital Playback Volume", gpr++, 100);
  1806. /* LFE Playback Volume + Switch (renamed later without Digital) */
  1807. VOLUME_ADD(icode, &ptr, playback + 5, 7, gpr);
  1808. snd_emu10k1_init_mono_control(controls + i++, "LFE Digital Playback Volume", gpr++, 100);
  1809. /* Front Playback Volume */
  1810. for (z = 0; z < 2; z++)
  1811. VOLUME_ADD(icode, &ptr, playback + z, 10 + z, gpr + z);
  1812. snd_emu10k1_init_stereo_control(controls + i++, "Front Playback Volume", gpr, 100);
  1813. gpr += 2;
  1814. /* Front Capture Volume + Switch */
  1815. for (z = 0; z < 2; z++) {
  1816. SWITCH(icode, &ptr, tmp + 0, 10 + z, gpr + 2);
  1817. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1818. }
  1819. snd_emu10k1_init_stereo_control(controls + i++, "Front Capture Volume", gpr, 0);
  1820. snd_emu10k1_init_mono_onoff_control(controls + i++, "Front Capture Switch", gpr + 2, 0);
  1821. gpr += 3;
  1822. /*
  1823. * Process inputs
  1824. */
  1825. if (emu->fx8010.extin_mask & ((1<<EXTIN_AC97_L)|(1<<EXTIN_AC97_R))) {
  1826. /* AC'97 Playback Volume */
  1827. VOLUME_ADDIN(icode, &ptr, playback + 0, EXTIN_AC97_L, gpr); gpr++;
  1828. VOLUME_ADDIN(icode, &ptr, playback + 1, EXTIN_AC97_R, gpr); gpr++;
  1829. snd_emu10k1_init_stereo_control(controls + i++, "AC97 Playback Volume", gpr-2, 0);
  1830. /* AC'97 Capture Volume */
  1831. VOLUME_ADDIN(icode, &ptr, capture + 0, EXTIN_AC97_L, gpr); gpr++;
  1832. VOLUME_ADDIN(icode, &ptr, capture + 1, EXTIN_AC97_R, gpr); gpr++;
  1833. snd_emu10k1_init_stereo_control(controls + i++, "AC97 Capture Volume", gpr-2, 100);
  1834. }
  1835. if (emu->fx8010.extin_mask & ((1<<EXTIN_SPDIF_CD_L)|(1<<EXTIN_SPDIF_CD_R))) {
  1836. /* IEC958 TTL Playback Volume */
  1837. for (z = 0; z < 2; z++)
  1838. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_SPDIF_CD_L + z, gpr + z);
  1839. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",PLAYBACK,VOLUME), gpr, 0);
  1840. gpr += 2;
  1841. /* IEC958 TTL Capture Volume + Switch */
  1842. for (z = 0; z < 2; z++) {
  1843. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_SPDIF_CD_L + z, gpr + 2 + z);
  1844. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1845. }
  1846. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",CAPTURE,VOLUME), gpr, 0);
  1847. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",CAPTURE,SWITCH), gpr + 2, 0);
  1848. gpr += 4;
  1849. }
  1850. if (emu->fx8010.extin_mask & ((1<<EXTIN_ZOOM_L)|(1<<EXTIN_ZOOM_R))) {
  1851. /* Zoom Video Playback Volume */
  1852. for (z = 0; z < 2; z++)
  1853. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_ZOOM_L + z, gpr + z);
  1854. snd_emu10k1_init_stereo_control(controls + i++, "Zoom Video Playback Volume", gpr, 0);
  1855. gpr += 2;
  1856. /* Zoom Video Capture Volume + Switch */
  1857. for (z = 0; z < 2; z++) {
  1858. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_ZOOM_L + z, gpr + 2 + z);
  1859. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1860. }
  1861. snd_emu10k1_init_stereo_control(controls + i++, "Zoom Video Capture Volume", gpr, 0);
  1862. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Zoom Video Capture Switch", gpr + 2, 0);
  1863. gpr += 4;
  1864. }
  1865. if (emu->fx8010.extin_mask & ((1<<EXTIN_TOSLINK_L)|(1<<EXTIN_TOSLINK_R))) {
  1866. /* IEC958 Optical Playback Volume */
  1867. for (z = 0; z < 2; z++)
  1868. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_TOSLINK_L + z, gpr + z);
  1869. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",PLAYBACK,VOLUME), gpr, 0);
  1870. gpr += 2;
  1871. /* IEC958 Optical Capture Volume */
  1872. for (z = 0; z < 2; z++) {
  1873. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_TOSLINK_L + z, gpr + 2 + z);
  1874. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1875. }
  1876. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",CAPTURE,VOLUME), gpr, 0);
  1877. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",CAPTURE,SWITCH), gpr + 2, 0);
  1878. gpr += 4;
  1879. }
  1880. if (emu->fx8010.extin_mask & ((1<<EXTIN_LINE1_L)|(1<<EXTIN_LINE1_R))) {
  1881. /* Line LiveDrive Playback Volume */
  1882. for (z = 0; z < 2; z++)
  1883. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_LINE1_L + z, gpr + z);
  1884. snd_emu10k1_init_stereo_control(controls + i++, "Line LiveDrive Playback Volume", gpr, 0);
  1885. gpr += 2;
  1886. /* Line LiveDrive Capture Volume + Switch */
  1887. for (z = 0; z < 2; z++) {
  1888. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_LINE1_L + z, gpr + 2 + z);
  1889. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1890. }
  1891. snd_emu10k1_init_stereo_control(controls + i++, "Line LiveDrive Capture Volume", gpr, 0);
  1892. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Line LiveDrive Capture Switch", gpr + 2, 0);
  1893. gpr += 4;
  1894. }
  1895. if (emu->fx8010.extin_mask & ((1<<EXTIN_COAX_SPDIF_L)|(1<<EXTIN_COAX_SPDIF_R))) {
  1896. /* IEC958 Coax Playback Volume */
  1897. for (z = 0; z < 2; z++)
  1898. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_COAX_SPDIF_L + z, gpr + z);
  1899. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",PLAYBACK,VOLUME), gpr, 0);
  1900. gpr += 2;
  1901. /* IEC958 Coax Capture Volume + Switch */
  1902. for (z = 0; z < 2; z++) {
  1903. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_COAX_SPDIF_L + z, gpr + 2 + z);
  1904. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1905. }
  1906. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",CAPTURE,VOLUME), gpr, 0);
  1907. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",CAPTURE,SWITCH), gpr + 2, 0);
  1908. gpr += 4;
  1909. }
  1910. if (emu->fx8010.extin_mask & ((1<<EXTIN_LINE2_L)|(1<<EXTIN_LINE2_R))) {
  1911. /* Line LiveDrive Playback Volume */
  1912. for (z = 0; z < 2; z++)
  1913. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_LINE2_L + z, gpr + z);
  1914. snd_emu10k1_init_stereo_control(controls + i++, "Line2 LiveDrive Playback Volume", gpr, 0);
  1915. controls[i-1].id.index = 1;
  1916. gpr += 2;
  1917. /* Line LiveDrive Capture Volume */
  1918. for (z = 0; z < 2; z++) {
  1919. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_LINE2_L + z, gpr + 2 + z);
  1920. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1921. }
  1922. snd_emu10k1_init_stereo_control(controls + i++, "Line2 LiveDrive Capture Volume", gpr, 0);
  1923. controls[i-1].id.index = 1;
  1924. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Line2 LiveDrive Capture Switch", gpr + 2, 0);
  1925. controls[i-1].id.index = 1;
  1926. gpr += 4;
  1927. }
  1928. /*
  1929. * Process tone control
  1930. */
  1931. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), GPR(playback + 0), C_00000000, C_00000000); /* left */
  1932. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), GPR(playback + 1), C_00000000, C_00000000); /* right */
  1933. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2), GPR(playback + 2), C_00000000, C_00000000); /* rear left */
  1934. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 3), GPR(playback + 3), C_00000000, C_00000000); /* rear right */
  1935. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), GPR(playback + 4), C_00000000, C_00000000); /* center */
  1936. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), GPR(playback + 5), C_00000000, C_00000000); /* LFE */
  1937. ctl = &controls[i + 0];
  1938. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1939. strcpy(ctl->id.name, "Tone Control - Bass");
  1940. ctl->vcount = 2;
  1941. ctl->count = 10;
  1942. ctl->min = 0;
  1943. ctl->max = 40;
  1944. ctl->value[0] = ctl->value[1] = 20;
  1945. ctl->translation = EMU10K1_GPR_TRANSLATION_BASS;
  1946. ctl = &controls[i + 1];
  1947. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1948. strcpy(ctl->id.name, "Tone Control - Treble");
  1949. ctl->vcount = 2;
  1950. ctl->count = 10;
  1951. ctl->min = 0;
  1952. ctl->max = 40;
  1953. ctl->value[0] = ctl->value[1] = 20;
  1954. ctl->translation = EMU10K1_GPR_TRANSLATION_TREBLE;
  1955. #define BASS_GPR 0x8c
  1956. #define TREBLE_GPR 0x96
  1957. for (z = 0; z < 5; z++) {
  1958. int j;
  1959. for (j = 0; j < 2; j++) {
  1960. controls[i + 0].gpr[z * 2 + j] = BASS_GPR + z * 2 + j;
  1961. controls[i + 1].gpr[z * 2 + j] = TREBLE_GPR + z * 2 + j;
  1962. }
  1963. }
  1964. for (z = 0; z < 3; z++) { /* front/rear/center-lfe */
  1965. int j, k, l, d;
  1966. for (j = 0; j < 2; j++) { /* left/right */
  1967. k = 0xa0 + (z * 8) + (j * 4);
  1968. l = 0xd0 + (z * 8) + (j * 4);
  1969. d = playback + SND_EMU10K1_PLAYBACK_CHANNELS + z * 2 + j;
  1970. OP(icode, &ptr, iMAC0, C_00000000, C_00000000, GPR(d), GPR(BASS_GPR + 0 + j));
  1971. OP(icode, &ptr, iMACMV, GPR(k+1), GPR(k), GPR(k+1), GPR(BASS_GPR + 4 + j));
  1972. OP(icode, &ptr, iMACMV, GPR(k), GPR(d), GPR(k), GPR(BASS_GPR + 2 + j));
  1973. OP(icode, &ptr, iMACMV, GPR(k+3), GPR(k+2), GPR(k+3), GPR(BASS_GPR + 8 + j));
  1974. OP(icode, &ptr, iMAC0, GPR(k+2), GPR_ACCU, GPR(k+2), GPR(BASS_GPR + 6 + j));
  1975. OP(icode, &ptr, iACC3, GPR(k+2), GPR(k+2), GPR(k+2), C_00000000);
  1976. OP(icode, &ptr, iMAC0, C_00000000, C_00000000, GPR(k+2), GPR(TREBLE_GPR + 0 + j));
  1977. OP(icode, &ptr, iMACMV, GPR(l+1), GPR(l), GPR(l+1), GPR(TREBLE_GPR + 4 + j));
  1978. OP(icode, &ptr, iMACMV, GPR(l), GPR(k+2), GPR(l), GPR(TREBLE_GPR + 2 + j));
  1979. OP(icode, &ptr, iMACMV, GPR(l+3), GPR(l+2), GPR(l+3), GPR(TREBLE_GPR + 8 + j));
  1980. OP(icode, &ptr, iMAC0, GPR(l+2), GPR_ACCU, GPR(l+2), GPR(TREBLE_GPR + 6 + j));
  1981. OP(icode, &ptr, iMACINT0, GPR(l+2), C_00000000, GPR(l+2), C_00000010);
  1982. OP(icode, &ptr, iACC3, GPR(d), GPR(l+2), C_00000000, C_00000000);
  1983. if (z == 2) /* center */
  1984. break;
  1985. }
  1986. }
  1987. i += 2;
  1988. #undef BASS_GPR
  1989. #undef TREBLE_GPR
  1990. for (z = 0; z < 6; z++) {
  1991. SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, gpr + 0);
  1992. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 0);
  1993. SWITCH(icode, &ptr, tmp + 1, playback + z, tmp + 1);
  1994. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  1995. }
  1996. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Tone Control - Switch", gpr, 0);
  1997. gpr += 2;
  1998. /*
  1999. * Process outputs
  2000. */
  2001. if (emu->fx8010.extout_mask & ((1<<EXTOUT_AC97_L)|(1<<EXTOUT_AC97_R))) {
  2002. /* AC'97 Playback Volume */
  2003. for (z = 0; z < 2; z++)
  2004. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), C_00000000, C_00000000);
  2005. }
  2006. if (emu->fx8010.extout_mask & ((1<<EXTOUT_TOSLINK_L)|(1<<EXTOUT_TOSLINK_R))) {
  2007. /* IEC958 Optical Raw Playback Switch */
  2008. for (z = 0; z < 2; z++) {
  2009. SWITCH(icode, &ptr, tmp + 0, 8 + z, gpr + z);
  2010. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + z);
  2011. SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  2012. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_TOSLINK_L + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2013. #ifdef EMU10K1_CAPTURE_DIGITAL_OUT
  2014. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ADC_CAP_L + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2015. #endif
  2016. }
  2017. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("Optical Raw ",PLAYBACK,SWITCH), gpr, 0);
  2018. gpr += 2;
  2019. }
  2020. if (emu->fx8010.extout_mask & ((1<<EXTOUT_HEADPHONE_L)|(1<<EXTOUT_HEADPHONE_R))) {
  2021. /* Headphone Playback Volume */
  2022. for (z = 0; z < 2; z++) {
  2023. SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4 + z, gpr + 2 + z);
  2024. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 2 + z);
  2025. SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  2026. OP(icode, &ptr, iACC3, GPR(tmp + 0), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2027. VOLUME_OUT(icode, &ptr, EXTOUT_HEADPHONE_L + z, tmp + 0, gpr + z);
  2028. }
  2029. snd_emu10k1_init_stereo_control(controls + i++, "Headphone Playback Volume", gpr + 0, 0);
  2030. controls[i-1].id.index = 1; /* AC'97 can have also Headphone control */
  2031. snd_emu10k1_init_mono_onoff_control(controls + i++, "Headphone Center Playback Switch", gpr + 2, 0);
  2032. controls[i-1].id.index = 1;
  2033. snd_emu10k1_init_mono_onoff_control(controls + i++, "Headphone LFE Playback Switch", gpr + 3, 0);
  2034. controls[i-1].id.index = 1;
  2035. gpr += 4;
  2036. }
  2037. if (emu->fx8010.extout_mask & ((1<<EXTOUT_REAR_L)|(1<<EXTOUT_REAR_R)))
  2038. for (z = 0; z < 2; z++)
  2039. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_REAR_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2 + z), C_00000000, C_00000000);
  2040. if (emu->fx8010.extout_mask & ((1<<EXTOUT_AC97_REAR_L)|(1<<EXTOUT_AC97_REAR_R)))
  2041. for (z = 0; z < 2; z++)
  2042. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_REAR_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2 + z), C_00000000, C_00000000);
  2043. if (emu->fx8010.extout_mask & (1<<EXTOUT_AC97_CENTER)) {
  2044. #ifndef EMU10K1_CENTER_LFE_FROM_FRONT
  2045. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_CENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), C_00000000, C_00000000);
  2046. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ACENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), C_00000000, C_00000000);
  2047. #else
  2048. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_CENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), C_00000000, C_00000000);
  2049. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ACENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), C_00000000, C_00000000);
  2050. #endif
  2051. }
  2052. if (emu->fx8010.extout_mask & (1<<EXTOUT_AC97_LFE)) {
  2053. #ifndef EMU10K1_CENTER_LFE_FROM_FRONT
  2054. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_LFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), C_00000000, C_00000000);
  2055. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ALFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), C_00000000, C_00000000);
  2056. #else
  2057. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_LFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), C_00000000, C_00000000);
  2058. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ALFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), C_00000000, C_00000000);
  2059. #endif
  2060. }
  2061. #ifndef EMU10K1_CAPTURE_DIGITAL_OUT
  2062. for (z = 0; z < 2; z++)
  2063. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ADC_CAP_L + z), GPR(capture + z), C_00000000, C_00000000);
  2064. #endif
  2065. if (emu->fx8010.extout_mask & (1<<EXTOUT_MIC_CAP))
  2066. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_MIC_CAP), GPR(capture + 2), C_00000000, C_00000000);
  2067. /* EFX capture - capture the 16 EXTINS */
  2068. if (emu->card_capabilities->sblive51) {
  2069. /* On the Live! 5.1, FXBUS2(1) and FXBUS(2) are shared with EXTOUT_ACENTER
  2070. * and EXTOUT_ALFE, so we can't connect inputs to them for multitrack recording.
  2071. *
  2072. * Since only 14 of the 16 EXTINs are used, this is not a big problem.
  2073. * We route AC97L and R to FX capture 14 and 15, SPDIF CD in to FX capture
  2074. * 0 and 3, then the rest of the EXTINs to the corresponding FX capture
  2075. * channel. Multitrack recorders will still see the center/lfe output signal
  2076. * on the second and third channels.
  2077. */
  2078. OP(icode, &ptr, iACC3, FXBUS2(14), C_00000000, C_00000000, EXTIN(0));
  2079. OP(icode, &ptr, iACC3, FXBUS2(15), C_00000000, C_00000000, EXTIN(1));
  2080. OP(icode, &ptr, iACC3, FXBUS2(0), C_00000000, C_00000000, EXTIN(2));
  2081. OP(icode, &ptr, iACC3, FXBUS2(3), C_00000000, C_00000000, EXTIN(3));
  2082. for (z = 4; z < 14; z++)
  2083. OP(icode, &ptr, iACC3, FXBUS2(z), C_00000000, C_00000000, EXTIN(z));
  2084. } else {
  2085. for (z = 0; z < 16; z++)
  2086. OP(icode, &ptr, iACC3, FXBUS2(z), C_00000000, C_00000000, EXTIN(z));
  2087. }
  2088. if (gpr > tmp) {
  2089. snd_BUG();
  2090. err = -EIO;
  2091. goto __err;
  2092. }
  2093. if (i > SND_EMU10K1_GPR_CONTROLS) {
  2094. snd_BUG();
  2095. err = -EIO;
  2096. goto __err;
  2097. }
  2098. /* clear remaining instruction memory */
  2099. while (ptr < 0x200)
  2100. OP(icode, &ptr, iACC3, C_00000000, C_00000000, C_00000000, C_00000000);
  2101. if ((err = snd_emu10k1_fx8010_tram_setup(emu, ipcm->buffer_size)) < 0)
  2102. goto __err;
  2103. seg = snd_enter_user();
  2104. icode->gpr_add_control_count = i;
  2105. icode->gpr_add_controls = (struct snd_emu10k1_fx8010_control_gpr __user *)controls;
  2106. emu->support_tlv = 1; /* support TLV */
  2107. err = snd_emu10k1_icode_poke(emu, icode);
  2108. emu->support_tlv = 0; /* clear again */
  2109. snd_leave_user(seg);
  2110. if (err >= 0)
  2111. err = snd_emu10k1_ipcm_poke(emu, ipcm);
  2112. __err:
  2113. kfree(ipcm);
  2114. kfree(controls);
  2115. if (icode != NULL) {
  2116. kfree((void __force *)icode->gpr_map);
  2117. kfree(icode);
  2118. }
  2119. return err;
  2120. }
  2121. int __devinit snd_emu10k1_init_efx(struct snd_emu10k1 *emu)
  2122. {
  2123. spin_lock_init(&emu->fx8010.irq_lock);
  2124. INIT_LIST_HEAD(&emu->fx8010.gpr_ctl);
  2125. if (emu->audigy)
  2126. return _snd_emu10k1_audigy_init_efx(emu);
  2127. else
  2128. return _snd_emu10k1_init_efx(emu);
  2129. }
  2130. void snd_emu10k1_free_efx(struct snd_emu10k1 *emu)
  2131. {
  2132. /* stop processor */
  2133. if (emu->audigy)
  2134. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg = A_DBG_SINGLE_STEP);
  2135. else
  2136. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg = EMU10K1_DBG_SINGLE_STEP);
  2137. }
  2138. #if 0 /* FIXME: who use them? */
  2139. int snd_emu10k1_fx8010_tone_control_activate(struct snd_emu10k1 *emu, int output)
  2140. {
  2141. if (output < 0 || output >= 6)
  2142. return -EINVAL;
  2143. snd_emu10k1_ptr_write(emu, emu->gpr_base + 0x94 + output, 0, 1);
  2144. return 0;
  2145. }
  2146. int snd_emu10k1_fx8010_tone_control_deactivate(struct snd_emu10k1 *emu, int output)
  2147. {
  2148. if (output < 0 || output >= 6)
  2149. return -EINVAL;
  2150. snd_emu10k1_ptr_write(emu, emu->gpr_base + 0x94 + output, 0, 0);
  2151. return 0;
  2152. }
  2153. #endif
  2154. int snd_emu10k1_fx8010_tram_setup(struct snd_emu10k1 *emu, u32 size)
  2155. {
  2156. u8 size_reg = 0;
  2157. /* size is in samples */
  2158. if (size != 0) {
  2159. size = (size - 1) >> 13;
  2160. while (size) {
  2161. size >>= 1;
  2162. size_reg++;
  2163. }
  2164. size = 0x2000 << size_reg;
  2165. }
  2166. if ((emu->fx8010.etram_pages.bytes / 2) == size)
  2167. return 0;
  2168. spin_lock_irq(&emu->emu_lock);
  2169. outl(HCFG_LOCKTANKCACHE_MASK | inl(emu->port + HCFG), emu->port + HCFG);
  2170. spin_unlock_irq(&emu->emu_lock);
  2171. snd_emu10k1_ptr_write(emu, TCB, 0, 0);
  2172. snd_emu10k1_ptr_write(emu, TCBS, 0, 0);
  2173. if (emu->fx8010.etram_pages.area != NULL) {
  2174. snd_dma_free_pages(&emu->fx8010.etram_pages);
  2175. emu->fx8010.etram_pages.area = NULL;
  2176. emu->fx8010.etram_pages.bytes = 0;
  2177. }
  2178. if (size > 0) {
  2179. if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(emu->pci),
  2180. size * 2, &emu->fx8010.etram_pages) < 0)
  2181. return -ENOMEM;
  2182. memset(emu->fx8010.etram_pages.area, 0, size * 2);
  2183. snd_emu10k1_ptr_write(emu, TCB, 0, emu->fx8010.etram_pages.addr);
  2184. snd_emu10k1_ptr_write(emu, TCBS, 0, size_reg);
  2185. spin_lock_irq(&emu->emu_lock);
  2186. outl(inl(emu->port + HCFG) & ~HCFG_LOCKTANKCACHE_MASK, emu->port + HCFG);
  2187. spin_unlock_irq(&emu->emu_lock);
  2188. }
  2189. return 0;
  2190. }
  2191. static int snd_emu10k1_fx8010_open(struct snd_hwdep * hw, struct file *file)
  2192. {
  2193. return 0;
  2194. }
  2195. static void copy_string(char *dst, char *src, char *null, int idx)
  2196. {
  2197. if (src == NULL)
  2198. sprintf(dst, "%s %02X", null, idx);
  2199. else
  2200. strcpy(dst, src);
  2201. }
  2202. static void snd_emu10k1_fx8010_info(struct snd_emu10k1 *emu,
  2203. struct snd_emu10k1_fx8010_info *info)
  2204. {
  2205. char **fxbus, **extin, **extout;
  2206. unsigned short fxbus_mask, extin_mask, extout_mask;
  2207. int res;
  2208. info->internal_tram_size = emu->fx8010.itram_size;
  2209. info->external_tram_size = emu->fx8010.etram_pages.bytes / 2;
  2210. fxbus = fxbuses;
  2211. extin = emu->audigy ? audigy_ins : creative_ins;
  2212. extout = emu->audigy ? audigy_outs : creative_outs;
  2213. fxbus_mask = emu->fx8010.fxbus_mask;
  2214. extin_mask = emu->fx8010.extin_mask;
  2215. extout_mask = emu->fx8010.extout_mask;
  2216. for (res = 0; res < 16; res++, fxbus++, extin++, extout++) {
  2217. copy_string(info->fxbus_names[res], fxbus_mask & (1 << res) ? *fxbus : NULL, "FXBUS", res);
  2218. copy_string(info->extin_names[res], extin_mask & (1 << res) ? *extin : NULL, "Unused", res);
  2219. copy_string(info->extout_names[res], extout_mask & (1 << res) ? *extout : NULL, "Unused", res);
  2220. }
  2221. for (res = 16; res < 32; res++, extout++)
  2222. copy_string(info->extout_names[res], extout_mask & (1 << res) ? *extout : NULL, "Unused", res);
  2223. info->gpr_controls = emu->fx8010.gpr_count;
  2224. }
  2225. static int snd_emu10k1_fx8010_ioctl(struct snd_hwdep * hw, struct file *file, unsigned int cmd, unsigned long arg)
  2226. {
  2227. struct snd_emu10k1 *emu = hw->private_data;
  2228. struct snd_emu10k1_fx8010_info *info;
  2229. struct snd_emu10k1_fx8010_code *icode;
  2230. struct snd_emu10k1_fx8010_pcm_rec *ipcm;
  2231. unsigned int addr;
  2232. void __user *argp = (void __user *)arg;
  2233. int res;
  2234. switch (cmd) {
  2235. case SNDRV_EMU10K1_IOCTL_PVERSION:
  2236. emu->support_tlv = 1;
  2237. return put_user(SNDRV_EMU10K1_VERSION, (int __user *)argp);
  2238. case SNDRV_EMU10K1_IOCTL_INFO:
  2239. info = kmalloc(sizeof(*info), GFP_KERNEL);
  2240. if (!info)
  2241. return -ENOMEM;
  2242. snd_emu10k1_fx8010_info(emu, info);
  2243. if (copy_to_user(argp, info, sizeof(*info))) {
  2244. kfree(info);
  2245. return -EFAULT;
  2246. }
  2247. kfree(info);
  2248. return 0;
  2249. case SNDRV_EMU10K1_IOCTL_CODE_POKE:
  2250. if (!capable(CAP_SYS_ADMIN))
  2251. return -EPERM;
  2252. icode = kmalloc(sizeof(*icode), GFP_KERNEL);
  2253. if (icode == NULL)
  2254. return -ENOMEM;
  2255. if (copy_from_user(icode, argp, sizeof(*icode))) {
  2256. kfree(icode);
  2257. return -EFAULT;
  2258. }
  2259. res = snd_emu10k1_icode_poke(emu, icode);
  2260. kfree(icode);
  2261. return res;
  2262. case SNDRV_EMU10K1_IOCTL_CODE_PEEK:
  2263. icode = kmalloc(sizeof(*icode), GFP_KERNEL);
  2264. if (icode == NULL)
  2265. return -ENOMEM;
  2266. if (copy_from_user(icode, argp, sizeof(*icode))) {
  2267. kfree(icode);
  2268. return -EFAULT;
  2269. }
  2270. res = snd_emu10k1_icode_peek(emu, icode);
  2271. if (res == 0 && copy_to_user(argp, icode, sizeof(*icode))) {
  2272. kfree(icode);
  2273. return -EFAULT;
  2274. }
  2275. kfree(icode);
  2276. return res;
  2277. case SNDRV_EMU10K1_IOCTL_PCM_POKE:
  2278. ipcm = kmalloc(sizeof(*ipcm), GFP_KERNEL);
  2279. if (ipcm == NULL)
  2280. return -ENOMEM;
  2281. if (copy_from_user(ipcm, argp, sizeof(*ipcm))) {
  2282. kfree(ipcm);
  2283. return -EFAULT;
  2284. }
  2285. res = snd_emu10k1_ipcm_poke(emu, ipcm);
  2286. kfree(ipcm);
  2287. return res;
  2288. case SNDRV_EMU10K1_IOCTL_PCM_PEEK:
  2289. ipcm = kzalloc(sizeof(*ipcm), GFP_KERNEL);
  2290. if (ipcm == NULL)
  2291. return -ENOMEM;
  2292. if (copy_from_user(ipcm, argp, sizeof(*ipcm))) {
  2293. kfree(ipcm);
  2294. return -EFAULT;
  2295. }
  2296. res = snd_emu10k1_ipcm_peek(emu, ipcm);
  2297. if (res == 0 && copy_to_user(argp, ipcm, sizeof(*ipcm))) {
  2298. kfree(ipcm);
  2299. return -EFAULT;
  2300. }
  2301. kfree(ipcm);
  2302. return res;
  2303. case SNDRV_EMU10K1_IOCTL_TRAM_SETUP:
  2304. if (!capable(CAP_SYS_ADMIN))
  2305. return -EPERM;
  2306. if (get_user(addr, (unsigned int __user *)argp))
  2307. return -EFAULT;
  2308. mutex_lock(&emu->fx8010.lock);
  2309. res = snd_emu10k1_fx8010_tram_setup(emu, addr);
  2310. mutex_unlock(&emu->fx8010.lock);
  2311. return res;
  2312. case SNDRV_EMU10K1_IOCTL_STOP:
  2313. if (!capable(CAP_SYS_ADMIN))
  2314. return -EPERM;
  2315. if (emu->audigy)
  2316. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP);
  2317. else
  2318. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP);
  2319. return 0;
  2320. case SNDRV_EMU10K1_IOCTL_CONTINUE:
  2321. if (!capable(CAP_SYS_ADMIN))
  2322. return -EPERM;
  2323. if (emu->audigy)
  2324. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg = 0);
  2325. else
  2326. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg = 0);
  2327. return 0;
  2328. case SNDRV_EMU10K1_IOCTL_ZERO_TRAM_COUNTER:
  2329. if (!capable(CAP_SYS_ADMIN))
  2330. return -EPERM;
  2331. if (emu->audigy)
  2332. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_ZC);
  2333. else
  2334. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_ZC);
  2335. udelay(10);
  2336. if (emu->audigy)
  2337. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  2338. else
  2339. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  2340. return 0;
  2341. case SNDRV_EMU10K1_IOCTL_SINGLE_STEP:
  2342. if (!capable(CAP_SYS_ADMIN))
  2343. return -EPERM;
  2344. if (get_user(addr, (unsigned int __user *)argp))
  2345. return -EFAULT;
  2346. if (addr > 0x1ff)
  2347. return -EINVAL;
  2348. if (emu->audigy)
  2349. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP | addr);
  2350. else
  2351. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP | addr);
  2352. udelay(10);
  2353. if (emu->audigy)
  2354. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP | A_DBG_STEP_ADDR | addr);
  2355. else
  2356. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP | EMU10K1_DBG_STEP | addr);
  2357. return 0;
  2358. case SNDRV_EMU10K1_IOCTL_DBG_READ:
  2359. if (emu->audigy)
  2360. addr = snd_emu10k1_ptr_read(emu, A_DBG, 0);
  2361. else
  2362. addr = snd_emu10k1_ptr_read(emu, DBG, 0);
  2363. if (put_user(addr, (unsigned int __user *)argp))
  2364. return -EFAULT;
  2365. return 0;
  2366. }
  2367. return -ENOTTY;
  2368. }
  2369. static int snd_emu10k1_fx8010_release(struct snd_hwdep * hw, struct file *file)
  2370. {
  2371. return 0;
  2372. }
  2373. int __devinit snd_emu10k1_fx8010_new(struct snd_emu10k1 *emu, int device, struct snd_hwdep ** rhwdep)
  2374. {
  2375. struct snd_hwdep *hw;
  2376. int err;
  2377. if (rhwdep)
  2378. *rhwdep = NULL;
  2379. if ((err = snd_hwdep_new(emu->card, "FX8010", device, &hw)) < 0)
  2380. return err;
  2381. strcpy(hw->name, "EMU10K1 (FX8010)");
  2382. hw->iface = SNDRV_HWDEP_IFACE_EMU10K1;
  2383. hw->ops.open = snd_emu10k1_fx8010_open;
  2384. hw->ops.ioctl = snd_emu10k1_fx8010_ioctl;
  2385. hw->ops.release = snd_emu10k1_fx8010_release;
  2386. hw->private_data = emu;
  2387. if (rhwdep)
  2388. *rhwdep = hw;
  2389. return 0;
  2390. }
  2391. #ifdef CONFIG_PM
  2392. int __devinit snd_emu10k1_efx_alloc_pm_buffer(struct snd_emu10k1 *emu)
  2393. {
  2394. int len;
  2395. len = emu->audigy ? 0x200 : 0x100;
  2396. emu->saved_gpr = kmalloc(len * 4, GFP_KERNEL);
  2397. if (! emu->saved_gpr)
  2398. return -ENOMEM;
  2399. len = emu->audigy ? 0x100 : 0xa0;
  2400. emu->tram_val_saved = kmalloc(len * 4, GFP_KERNEL);
  2401. emu->tram_addr_saved = kmalloc(len * 4, GFP_KERNEL);
  2402. if (! emu->tram_val_saved || ! emu->tram_addr_saved)
  2403. return -ENOMEM;
  2404. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2405. emu->saved_icode = vmalloc(len * 4);
  2406. if (! emu->saved_icode)
  2407. return -ENOMEM;
  2408. return 0;
  2409. }
  2410. void snd_emu10k1_efx_free_pm_buffer(struct snd_emu10k1 *emu)
  2411. {
  2412. kfree(emu->saved_gpr);
  2413. kfree(emu->tram_val_saved);
  2414. kfree(emu->tram_addr_saved);
  2415. vfree(emu->saved_icode);
  2416. }
  2417. /*
  2418. * save/restore GPR, TRAM and codes
  2419. */
  2420. void snd_emu10k1_efx_suspend(struct snd_emu10k1 *emu)
  2421. {
  2422. int i, len;
  2423. len = emu->audigy ? 0x200 : 0x100;
  2424. for (i = 0; i < len; i++)
  2425. emu->saved_gpr[i] = snd_emu10k1_ptr_read(emu, emu->gpr_base + i, 0);
  2426. len = emu->audigy ? 0x100 : 0xa0;
  2427. for (i = 0; i < len; i++) {
  2428. emu->tram_val_saved[i] = snd_emu10k1_ptr_read(emu, TANKMEMDATAREGBASE + i, 0);
  2429. emu->tram_addr_saved[i] = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + i, 0);
  2430. if (emu->audigy) {
  2431. emu->tram_addr_saved[i] >>= 12;
  2432. emu->tram_addr_saved[i] |=
  2433. snd_emu10k1_ptr_read(emu, A_TANKMEMCTLREGBASE + i, 0) << 20;
  2434. }
  2435. }
  2436. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2437. for (i = 0; i < len; i++)
  2438. emu->saved_icode[i] = snd_emu10k1_efx_read(emu, i);
  2439. }
  2440. void snd_emu10k1_efx_resume(struct snd_emu10k1 *emu)
  2441. {
  2442. int i, len;
  2443. /* set up TRAM */
  2444. if (emu->fx8010.etram_pages.bytes > 0) {
  2445. unsigned size, size_reg = 0;
  2446. size = emu->fx8010.etram_pages.bytes / 2;
  2447. size = (size - 1) >> 13;
  2448. while (size) {
  2449. size >>= 1;
  2450. size_reg++;
  2451. }
  2452. outl(HCFG_LOCKTANKCACHE_MASK | inl(emu->port + HCFG), emu->port + HCFG);
  2453. snd_emu10k1_ptr_write(emu, TCB, 0, emu->fx8010.etram_pages.addr);
  2454. snd_emu10k1_ptr_write(emu, TCBS, 0, size_reg);
  2455. outl(inl(emu->port + HCFG) & ~HCFG_LOCKTANKCACHE_MASK, emu->port + HCFG);
  2456. }
  2457. if (emu->audigy)
  2458. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_SINGLE_STEP);
  2459. else
  2460. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_SINGLE_STEP);
  2461. len = emu->audigy ? 0x200 : 0x100;
  2462. for (i = 0; i < len; i++)
  2463. snd_emu10k1_ptr_write(emu, emu->gpr_base + i, 0, emu->saved_gpr[i]);
  2464. len = emu->audigy ? 0x100 : 0xa0;
  2465. for (i = 0; i < len; i++) {
  2466. snd_emu10k1_ptr_write(emu, TANKMEMDATAREGBASE + i, 0,
  2467. emu->tram_val_saved[i]);
  2468. if (! emu->audigy)
  2469. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2470. emu->tram_addr_saved[i]);
  2471. else {
  2472. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2473. emu->tram_addr_saved[i] << 12);
  2474. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2475. emu->tram_addr_saved[i] >> 20);
  2476. }
  2477. }
  2478. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2479. for (i = 0; i < len; i++)
  2480. snd_emu10k1_efx_write(emu, i, emu->saved_icode[i]);
  2481. /* start FX processor when the DSP code is updated */
  2482. if (emu->audigy)
  2483. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  2484. else
  2485. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  2486. }
  2487. #endif