rd88f5181l-ge-setup.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. /*
  2. * arch/arm/mach-orion5x/rd88f5181l-ge-setup.c
  3. *
  4. * Marvell Orion-VoIP GE Reference Design Setup
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. #include <linux/kernel.h>
  11. #include <linux/init.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/pci.h>
  14. #include <linux/irq.h>
  15. #include <linux/mtd/physmap.h>
  16. #include <linux/mv643xx_eth.h>
  17. #include <linux/i2c.h>
  18. #include <asm/mach-types.h>
  19. #include <asm/gpio.h>
  20. #include <asm/leds.h>
  21. #include <asm/mach/arch.h>
  22. #include <asm/mach/pci.h>
  23. #include <asm/arch/orion5x.h>
  24. #include "common.h"
  25. #include "mpp.h"
  26. /*****************************************************************************
  27. * RD-88F5181L GE Info
  28. ****************************************************************************/
  29. /*
  30. * 16M NOR flash Device bus boot chip select
  31. */
  32. #define RD88F5181L_GE_NOR_BOOT_BASE 0xff000000
  33. #define RD88F5181L_GE_NOR_BOOT_SIZE SZ_16M
  34. /*****************************************************************************
  35. * 16M NOR Flash on Device bus Boot chip select
  36. ****************************************************************************/
  37. static struct physmap_flash_data rd88f5181l_ge_nor_boot_flash_data = {
  38. .width = 1,
  39. };
  40. static struct resource rd88f5181l_ge_nor_boot_flash_resource = {
  41. .flags = IORESOURCE_MEM,
  42. .start = RD88F5181L_GE_NOR_BOOT_BASE,
  43. .end = RD88F5181L_GE_NOR_BOOT_BASE +
  44. RD88F5181L_GE_NOR_BOOT_SIZE - 1,
  45. };
  46. static struct platform_device rd88f5181l_ge_nor_boot_flash = {
  47. .name = "physmap-flash",
  48. .id = 0,
  49. .dev = {
  50. .platform_data = &rd88f5181l_ge_nor_boot_flash_data,
  51. },
  52. .num_resources = 1,
  53. .resource = &rd88f5181l_ge_nor_boot_flash_resource,
  54. };
  55. /*****************************************************************************
  56. * General Setup
  57. ****************************************************************************/
  58. static struct orion5x_mpp_mode rd88f5181l_ge_mpp_modes[] __initdata = {
  59. { 0, MPP_GPIO }, /* LED1 */
  60. { 1, MPP_GPIO }, /* LED5 */
  61. { 2, MPP_GPIO }, /* LED4 */
  62. { 3, MPP_GPIO }, /* LED3 */
  63. { 4, MPP_GPIO }, /* PCI_intA */
  64. { 5, MPP_GPIO }, /* RTC interrupt */
  65. { 6, MPP_PCI_CLK }, /* CPU PCI refclk */
  66. { 7, MPP_PCI_CLK }, /* PCI/PCIe refclk */
  67. { 8, MPP_GPIO }, /* 88e6131 interrupt */
  68. { 9, MPP_GPIO }, /* GE_RXERR */
  69. { 10, MPP_GPIO }, /* PCI_intB */
  70. { 11, MPP_GPIO }, /* LED2 */
  71. { 12, MPP_GIGE }, /* GE_TXD[4] */
  72. { 13, MPP_GIGE }, /* GE_TXD[5] */
  73. { 14, MPP_GIGE }, /* GE_TXD[6] */
  74. { 15, MPP_GIGE }, /* GE_TXD[7] */
  75. { 16, MPP_GIGE }, /* GE_RXD[4] */
  76. { 17, MPP_GIGE }, /* GE_RXD[5] */
  77. { 18, MPP_GIGE }, /* GE_RXD[6] */
  78. { 19, MPP_GIGE }, /* GE_RXD[7] */
  79. { -1 },
  80. };
  81. static struct mv643xx_eth_platform_data rd88f5181l_ge_eth_data = {
  82. .phy_addr = -1,
  83. };
  84. static struct i2c_board_info __initdata rd88f5181l_ge_i2c_rtc = {
  85. I2C_BOARD_INFO("ds1338", 0x68),
  86. };
  87. static void __init rd88f5181l_ge_init(void)
  88. {
  89. /*
  90. * Setup basic Orion functions. Need to be called early.
  91. */
  92. orion5x_init();
  93. orion5x_mpp_conf(rd88f5181l_ge_mpp_modes);
  94. /*
  95. * Configure peripherals.
  96. */
  97. orion5x_ehci0_init();
  98. orion5x_eth_init(&rd88f5181l_ge_eth_data);
  99. orion5x_i2c_init();
  100. orion5x_uart0_init();
  101. orion5x_setup_dev_boot_win(RD88F5181L_GE_NOR_BOOT_BASE,
  102. RD88F5181L_GE_NOR_BOOT_SIZE);
  103. platform_device_register(&rd88f5181l_ge_nor_boot_flash);
  104. i2c_register_board_info(0, &rd88f5181l_ge_i2c_rtc, 1);
  105. }
  106. static int __init
  107. rd88f5181l_ge_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
  108. {
  109. int irq;
  110. /*
  111. * Check for devices with hard-wired IRQs.
  112. */
  113. irq = orion5x_pci_map_irq(dev, slot, pin);
  114. if (irq != -1)
  115. return irq;
  116. /*
  117. * Cardbus slot.
  118. */
  119. if (pin == 1)
  120. return gpio_to_irq(4);
  121. else
  122. return gpio_to_irq(10);
  123. }
  124. static struct hw_pci rd88f5181l_ge_pci __initdata = {
  125. .nr_controllers = 2,
  126. .swizzle = pci_std_swizzle,
  127. .setup = orion5x_pci_sys_setup,
  128. .scan = orion5x_pci_sys_scan_bus,
  129. .map_irq = rd88f5181l_ge_pci_map_irq,
  130. };
  131. static int __init rd88f5181l_ge_pci_init(void)
  132. {
  133. if (machine_is_rd88f5181l_ge()) {
  134. orion5x_pci_set_cardbus_mode();
  135. pci_common_init(&rd88f5181l_ge_pci);
  136. }
  137. return 0;
  138. }
  139. subsys_initcall(rd88f5181l_ge_pci_init);
  140. MACHINE_START(RD88F5181L_GE, "Marvell Orion-VoIP GE Reference Design")
  141. /* Maintainer: Lennert Buytenhek <buytenh@marvell.com> */
  142. .phys_io = ORION5X_REGS_PHYS_BASE,
  143. .io_pg_offst = ((ORION5X_REGS_VIRT_BASE) >> 18) & 0xFFFC,
  144. .boot_params = 0x00000100,
  145. .init_machine = rd88f5181l_ge_init,
  146. .map_io = orion5x_map_io,
  147. .init_irq = orion5x_init_irq,
  148. .timer = &orion5x_timer,
  149. .fixup = tag_fixup_mem32,
  150. MACHINE_END