rd88f5181l-fxo-setup.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /*
  2. * arch/arm/mach-orion5x/rd88f5181l-fxo-setup.c
  3. *
  4. * Marvell Orion-VoIP FXO Reference Design Setup
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. #include <linux/kernel.h>
  11. #include <linux/init.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/pci.h>
  14. #include <linux/irq.h>
  15. #include <linux/mtd/physmap.h>
  16. #include <linux/mv643xx_eth.h>
  17. #include <asm/mach-types.h>
  18. #include <asm/gpio.h>
  19. #include <asm/leds.h>
  20. #include <asm/mach/arch.h>
  21. #include <asm/mach/pci.h>
  22. #include <asm/arch/orion5x.h>
  23. #include "common.h"
  24. #include "mpp.h"
  25. /*****************************************************************************
  26. * RD-88F5181L FXO Info
  27. ****************************************************************************/
  28. /*
  29. * 8M NOR flash Device bus boot chip select
  30. */
  31. #define RD88F5181L_FXO_NOR_BOOT_BASE 0xff800000
  32. #define RD88F5181L_FXO_NOR_BOOT_SIZE SZ_8M
  33. /*****************************************************************************
  34. * 8M NOR Flash on Device bus Boot chip select
  35. ****************************************************************************/
  36. static struct physmap_flash_data rd88f5181l_fxo_nor_boot_flash_data = {
  37. .width = 1,
  38. };
  39. static struct resource rd88f5181l_fxo_nor_boot_flash_resource = {
  40. .flags = IORESOURCE_MEM,
  41. .start = RD88F5181L_FXO_NOR_BOOT_BASE,
  42. .end = RD88F5181L_FXO_NOR_BOOT_BASE +
  43. RD88F5181L_FXO_NOR_BOOT_SIZE - 1,
  44. };
  45. static struct platform_device rd88f5181l_fxo_nor_boot_flash = {
  46. .name = "physmap-flash",
  47. .id = 0,
  48. .dev = {
  49. .platform_data = &rd88f5181l_fxo_nor_boot_flash_data,
  50. },
  51. .num_resources = 1,
  52. .resource = &rd88f5181l_fxo_nor_boot_flash_resource,
  53. };
  54. /*****************************************************************************
  55. * General Setup
  56. ****************************************************************************/
  57. static struct orion5x_mpp_mode rd88f5181l_fxo_mpp_modes[] __initdata = {
  58. { 0, MPP_GPIO }, /* LED1 CardBus LED (front panel) */
  59. { 1, MPP_GPIO }, /* PCI_intA */
  60. { 2, MPP_GPIO }, /* Hard Reset / Factory Init*/
  61. { 3, MPP_GPIO }, /* FXS or DAA select */
  62. { 4, MPP_GPIO }, /* LED6 - phone LED (front panel) */
  63. { 5, MPP_GPIO }, /* LED5 - phone LED (front panel) */
  64. { 6, MPP_PCI_CLK }, /* CPU PCI refclk */
  65. { 7, MPP_PCI_CLK }, /* PCI/PCIe refclk */
  66. { 8, MPP_GPIO }, /* CardBus reset */
  67. { 9, MPP_GPIO }, /* GE_RXERR */
  68. { 10, MPP_GPIO }, /* LED2 MiniPCI LED (front panel) */
  69. { 11, MPP_GPIO }, /* Lifeline control */
  70. { 12, MPP_GIGE }, /* GE_TXD[4] */
  71. { 13, MPP_GIGE }, /* GE_TXD[5] */
  72. { 14, MPP_GIGE }, /* GE_TXD[6] */
  73. { 15, MPP_GIGE }, /* GE_TXD[7] */
  74. { 16, MPP_GIGE }, /* GE_RXD[4] */
  75. { 17, MPP_GIGE }, /* GE_RXD[5] */
  76. { 18, MPP_GIGE }, /* GE_RXD[6] */
  77. { 19, MPP_GIGE }, /* GE_RXD[7] */
  78. { -1 },
  79. };
  80. static struct mv643xx_eth_platform_data rd88f5181l_fxo_eth_data = {
  81. .phy_addr = -1,
  82. };
  83. static void __init rd88f5181l_fxo_init(void)
  84. {
  85. /*
  86. * Setup basic Orion functions. Need to be called early.
  87. */
  88. orion5x_init();
  89. orion5x_mpp_conf(rd88f5181l_fxo_mpp_modes);
  90. /*
  91. * Configure peripherals.
  92. */
  93. orion5x_ehci0_init();
  94. orion5x_eth_init(&rd88f5181l_fxo_eth_data);
  95. orion5x_uart0_init();
  96. orion5x_setup_dev_boot_win(RD88F5181L_FXO_NOR_BOOT_BASE,
  97. RD88F5181L_FXO_NOR_BOOT_SIZE);
  98. platform_device_register(&rd88f5181l_fxo_nor_boot_flash);
  99. }
  100. static int __init
  101. rd88f5181l_fxo_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
  102. {
  103. int irq;
  104. /*
  105. * Check for devices with hard-wired IRQs.
  106. */
  107. irq = orion5x_pci_map_irq(dev, slot, pin);
  108. if (irq != -1)
  109. return irq;
  110. /*
  111. * Mini-PCI / Cardbus slot.
  112. */
  113. return gpio_to_irq(1);
  114. }
  115. static struct hw_pci rd88f5181l_fxo_pci __initdata = {
  116. .nr_controllers = 2,
  117. .swizzle = pci_std_swizzle,
  118. .setup = orion5x_pci_sys_setup,
  119. .scan = orion5x_pci_sys_scan_bus,
  120. .map_irq = rd88f5181l_fxo_pci_map_irq,
  121. };
  122. static int __init rd88f5181l_fxo_pci_init(void)
  123. {
  124. if (machine_is_rd88f5181l_fxo()) {
  125. orion5x_pci_set_cardbus_mode();
  126. pci_common_init(&rd88f5181l_fxo_pci);
  127. }
  128. return 0;
  129. }
  130. subsys_initcall(rd88f5181l_fxo_pci_init);
  131. MACHINE_START(RD88F5181L_FXO, "Marvell Orion-VoIP FXO Reference Design")
  132. /* Maintainer: Nicolas Pitre <nico@marvell.com> */
  133. .phys_io = ORION5X_REGS_PHYS_BASE,
  134. .io_pg_offst = ((ORION5X_REGS_VIRT_BASE) >> 18) & 0xFFFC,
  135. .boot_params = 0x00000100,
  136. .init_machine = rd88f5181l_fxo_init,
  137. .map_io = orion5x_map_io,
  138. .init_irq = orion5x_init_irq,
  139. .timer = &orion5x_timer,
  140. .fixup = tag_fixup_mem32,
  141. MACHINE_END