rwsem.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /*
  2. * R/W semaphores for ia64
  3. *
  4. * Copyright (C) 2003 Ken Chen <kenneth.w.chen@intel.com>
  5. * Copyright (C) 2003 Asit Mallick <asit.k.mallick@intel.com>
  6. * Copyright (C) 2005 Christoph Lameter <clameter@sgi.com>
  7. *
  8. * Based on asm-i386/rwsem.h and other architecture implementation.
  9. *
  10. * The MSW of the count is the negated number of active writers and
  11. * waiting lockers, and the LSW is the total number of active locks.
  12. *
  13. * The lock count is initialized to 0 (no active and no waiting lockers).
  14. *
  15. * When a writer subtracts WRITE_BIAS, it'll get 0xffffffff00000001 for
  16. * the case of an uncontended lock. Readers increment by 1 and see a positive
  17. * value when uncontended, negative if there are writers (and maybe) readers
  18. * waiting (in which case it goes to sleep).
  19. */
  20. #ifndef _ASM_IA64_RWSEM_H
  21. #define _ASM_IA64_RWSEM_H
  22. #ifndef _LINUX_RWSEM_H
  23. #error "Please don't include <asm/rwsem.h> directly, use <linux/rwsem.h> instead."
  24. #endif
  25. #include <asm/intrinsics.h>
  26. #define RWSEM_UNLOCKED_VALUE __IA64_UL_CONST(0x0000000000000000)
  27. #define RWSEM_ACTIVE_BIAS (1L)
  28. #define RWSEM_ACTIVE_MASK (0xffffffffL)
  29. #define RWSEM_WAITING_BIAS (-0x100000000L)
  30. #define RWSEM_ACTIVE_READ_BIAS RWSEM_ACTIVE_BIAS
  31. #define RWSEM_ACTIVE_WRITE_BIAS (RWSEM_WAITING_BIAS + RWSEM_ACTIVE_BIAS)
  32. #define __RWSEM_INITIALIZER(name) \
  33. { RWSEM_UNLOCKED_VALUE, __SPIN_LOCK_UNLOCKED((name).wait_lock), \
  34. LIST_HEAD_INIT((name).wait_list) }
  35. #define DECLARE_RWSEM(name) \
  36. struct rw_semaphore name = __RWSEM_INITIALIZER(name)
  37. extern struct rw_semaphore *rwsem_down_read_failed(struct rw_semaphore *sem);
  38. extern struct rw_semaphore *rwsem_down_write_failed(struct rw_semaphore *sem);
  39. extern struct rw_semaphore *rwsem_wake(struct rw_semaphore *sem);
  40. extern struct rw_semaphore *rwsem_downgrade_wake(struct rw_semaphore *sem);
  41. static inline void
  42. init_rwsem (struct rw_semaphore *sem)
  43. {
  44. sem->count = RWSEM_UNLOCKED_VALUE;
  45. spin_lock_init(&sem->wait_lock);
  46. INIT_LIST_HEAD(&sem->wait_list);
  47. }
  48. /*
  49. * lock for reading
  50. */
  51. static inline void
  52. __down_read (struct rw_semaphore *sem)
  53. {
  54. long result = ia64_fetchadd8_acq((unsigned long *)&sem->count, 1);
  55. if (result < 0)
  56. rwsem_down_read_failed(sem);
  57. }
  58. /*
  59. * lock for writing
  60. */
  61. static inline void
  62. __down_write (struct rw_semaphore *sem)
  63. {
  64. long old, new;
  65. do {
  66. old = sem->count;
  67. new = old + RWSEM_ACTIVE_WRITE_BIAS;
  68. } while (cmpxchg_acq(&sem->count, old, new) != old);
  69. if (old != 0)
  70. rwsem_down_write_failed(sem);
  71. }
  72. /*
  73. * unlock after reading
  74. */
  75. static inline void
  76. __up_read (struct rw_semaphore *sem)
  77. {
  78. long result = ia64_fetchadd8_rel((unsigned long *)&sem->count, -1);
  79. if (result < 0 && (--result & RWSEM_ACTIVE_MASK) == 0)
  80. rwsem_wake(sem);
  81. }
  82. /*
  83. * unlock after writing
  84. */
  85. static inline void
  86. __up_write (struct rw_semaphore *sem)
  87. {
  88. long old, new;
  89. do {
  90. old = sem->count;
  91. new = old - RWSEM_ACTIVE_WRITE_BIAS;
  92. } while (cmpxchg_rel(&sem->count, old, new) != old);
  93. if (new < 0 && (new & RWSEM_ACTIVE_MASK) == 0)
  94. rwsem_wake(sem);
  95. }
  96. /*
  97. * trylock for reading -- returns 1 if successful, 0 if contention
  98. */
  99. static inline int
  100. __down_read_trylock (struct rw_semaphore *sem)
  101. {
  102. long tmp;
  103. while ((tmp = sem->count) >= 0) {
  104. if (tmp == cmpxchg_acq(&sem->count, tmp, tmp+1)) {
  105. return 1;
  106. }
  107. }
  108. return 0;
  109. }
  110. /*
  111. * trylock for writing -- returns 1 if successful, 0 if contention
  112. */
  113. static inline int
  114. __down_write_trylock (struct rw_semaphore *sem)
  115. {
  116. long tmp = cmpxchg_acq(&sem->count, RWSEM_UNLOCKED_VALUE,
  117. RWSEM_ACTIVE_WRITE_BIAS);
  118. return tmp == RWSEM_UNLOCKED_VALUE;
  119. }
  120. /*
  121. * downgrade write lock to read lock
  122. */
  123. static inline void
  124. __downgrade_write (struct rw_semaphore *sem)
  125. {
  126. long old, new;
  127. do {
  128. old = sem->count;
  129. new = old - RWSEM_WAITING_BIAS;
  130. } while (cmpxchg_rel(&sem->count, old, new) != old);
  131. if (old < 0)
  132. rwsem_downgrade_wake(sem);
  133. }
  134. /*
  135. * Implement atomic add functionality. These used to be "inline" functions, but GCC v3.1
  136. * doesn't quite optimize this stuff right and ends up with bad calls to fetchandadd.
  137. */
  138. #define rwsem_atomic_add(delta, sem) atomic64_add(delta, (atomic64_t *)(&(sem)->count))
  139. #define rwsem_atomic_update(delta, sem) atomic64_add_return(delta, (atomic64_t *)(&(sem)->count))
  140. static inline int rwsem_is_locked(struct rw_semaphore *sem)
  141. {
  142. return (sem->count != 0);
  143. }
  144. #endif /* _ASM_IA64_RWSEM_H */