e1000_ethtool.c 48 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673
  1. /*******************************************************************************
  2. Copyright(c) 1999 - 2004 Intel Corporation. All rights reserved.
  3. This program is free software; you can redistribute it and/or modify it
  4. under the terms of the GNU General Public License as published by the Free
  5. Software Foundation; either version 2 of the License, or (at your option)
  6. any later version.
  7. This program is distributed in the hope that it will be useful, but WITHOUT
  8. ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  9. FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  10. more details.
  11. You should have received a copy of the GNU General Public License along with
  12. this program; if not, write to the Free Software Foundation, Inc., 59
  13. Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  14. The full GNU General Public License is included in this distribution in the
  15. file called LICENSE.
  16. Contact Information:
  17. Linux NICS <linux.nics@intel.com>
  18. Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  19. *******************************************************************************/
  20. /* ethtool support for e1000 */
  21. #include "e1000.h"
  22. #include <asm/uaccess.h>
  23. extern char e1000_driver_name[];
  24. extern char e1000_driver_version[];
  25. extern int e1000_up(struct e1000_adapter *adapter);
  26. extern void e1000_down(struct e1000_adapter *adapter);
  27. extern void e1000_reset(struct e1000_adapter *adapter);
  28. extern int e1000_set_spd_dplx(struct e1000_adapter *adapter, uint16_t spddplx);
  29. extern int e1000_setup_rx_resources(struct e1000_adapter *adapter);
  30. extern int e1000_setup_tx_resources(struct e1000_adapter *adapter);
  31. extern void e1000_free_rx_resources(struct e1000_adapter *adapter);
  32. extern void e1000_free_tx_resources(struct e1000_adapter *adapter);
  33. extern void e1000_update_stats(struct e1000_adapter *adapter);
  34. struct e1000_stats {
  35. char stat_string[ETH_GSTRING_LEN];
  36. int sizeof_stat;
  37. int stat_offset;
  38. };
  39. #define E1000_STAT(m) sizeof(((struct e1000_adapter *)0)->m), \
  40. offsetof(struct e1000_adapter, m)
  41. static const struct e1000_stats e1000_gstrings_stats[] = {
  42. { "rx_packets", E1000_STAT(net_stats.rx_packets) },
  43. { "tx_packets", E1000_STAT(net_stats.tx_packets) },
  44. { "rx_bytes", E1000_STAT(net_stats.rx_bytes) },
  45. { "tx_bytes", E1000_STAT(net_stats.tx_bytes) },
  46. { "rx_errors", E1000_STAT(net_stats.rx_errors) },
  47. { "tx_errors", E1000_STAT(net_stats.tx_errors) },
  48. { "rx_dropped", E1000_STAT(net_stats.rx_dropped) },
  49. { "tx_dropped", E1000_STAT(net_stats.tx_dropped) },
  50. { "multicast", E1000_STAT(net_stats.multicast) },
  51. { "collisions", E1000_STAT(net_stats.collisions) },
  52. { "rx_length_errors", E1000_STAT(net_stats.rx_length_errors) },
  53. { "rx_over_errors", E1000_STAT(net_stats.rx_over_errors) },
  54. { "rx_crc_errors", E1000_STAT(net_stats.rx_crc_errors) },
  55. { "rx_frame_errors", E1000_STAT(net_stats.rx_frame_errors) },
  56. { "rx_fifo_errors", E1000_STAT(net_stats.rx_fifo_errors) },
  57. { "rx_missed_errors", E1000_STAT(net_stats.rx_missed_errors) },
  58. { "tx_aborted_errors", E1000_STAT(net_stats.tx_aborted_errors) },
  59. { "tx_carrier_errors", E1000_STAT(net_stats.tx_carrier_errors) },
  60. { "tx_fifo_errors", E1000_STAT(net_stats.tx_fifo_errors) },
  61. { "tx_heartbeat_errors", E1000_STAT(net_stats.tx_heartbeat_errors) },
  62. { "tx_window_errors", E1000_STAT(net_stats.tx_window_errors) },
  63. { "tx_abort_late_coll", E1000_STAT(stats.latecol) },
  64. { "tx_deferred_ok", E1000_STAT(stats.dc) },
  65. { "tx_single_coll_ok", E1000_STAT(stats.scc) },
  66. { "tx_multi_coll_ok", E1000_STAT(stats.mcc) },
  67. { "rx_long_length_errors", E1000_STAT(stats.roc) },
  68. { "rx_short_length_errors", E1000_STAT(stats.ruc) },
  69. { "rx_align_errors", E1000_STAT(stats.algnerrc) },
  70. { "tx_tcp_seg_good", E1000_STAT(stats.tsctc) },
  71. { "tx_tcp_seg_failed", E1000_STAT(stats.tsctfc) },
  72. { "rx_flow_control_xon", E1000_STAT(stats.xonrxc) },
  73. { "rx_flow_control_xoff", E1000_STAT(stats.xoffrxc) },
  74. { "tx_flow_control_xon", E1000_STAT(stats.xontxc) },
  75. { "tx_flow_control_xoff", E1000_STAT(stats.xofftxc) },
  76. { "rx_long_byte_count", E1000_STAT(stats.gorcl) },
  77. { "rx_csum_offload_good", E1000_STAT(hw_csum_good) },
  78. { "rx_csum_offload_errors", E1000_STAT(hw_csum_err) }
  79. };
  80. #define E1000_STATS_LEN \
  81. sizeof(e1000_gstrings_stats) / sizeof(struct e1000_stats)
  82. static const char e1000_gstrings_test[][ETH_GSTRING_LEN] = {
  83. "Register test (offline)", "Eeprom test (offline)",
  84. "Interrupt test (offline)", "Loopback test (offline)",
  85. "Link test (on/offline)"
  86. };
  87. #define E1000_TEST_LEN sizeof(e1000_gstrings_test) / ETH_GSTRING_LEN
  88. static int
  89. e1000_get_settings(struct net_device *netdev, struct ethtool_cmd *ecmd)
  90. {
  91. struct e1000_adapter *adapter = netdev->priv;
  92. struct e1000_hw *hw = &adapter->hw;
  93. if(hw->media_type == e1000_media_type_copper) {
  94. ecmd->supported = (SUPPORTED_10baseT_Half |
  95. SUPPORTED_10baseT_Full |
  96. SUPPORTED_100baseT_Half |
  97. SUPPORTED_100baseT_Full |
  98. SUPPORTED_1000baseT_Full|
  99. SUPPORTED_Autoneg |
  100. SUPPORTED_TP);
  101. ecmd->advertising = ADVERTISED_TP;
  102. if(hw->autoneg == 1) {
  103. ecmd->advertising |= ADVERTISED_Autoneg;
  104. /* the e1000 autoneg seems to match ethtool nicely */
  105. ecmd->advertising |= hw->autoneg_advertised;
  106. }
  107. ecmd->port = PORT_TP;
  108. ecmd->phy_address = hw->phy_addr;
  109. if(hw->mac_type == e1000_82543)
  110. ecmd->transceiver = XCVR_EXTERNAL;
  111. else
  112. ecmd->transceiver = XCVR_INTERNAL;
  113. } else {
  114. ecmd->supported = (SUPPORTED_1000baseT_Full |
  115. SUPPORTED_FIBRE |
  116. SUPPORTED_Autoneg);
  117. ecmd->advertising = (SUPPORTED_1000baseT_Full |
  118. SUPPORTED_FIBRE |
  119. SUPPORTED_Autoneg);
  120. ecmd->port = PORT_FIBRE;
  121. if(hw->mac_type >= e1000_82545)
  122. ecmd->transceiver = XCVR_INTERNAL;
  123. else
  124. ecmd->transceiver = XCVR_EXTERNAL;
  125. }
  126. if(netif_carrier_ok(adapter->netdev)) {
  127. e1000_get_speed_and_duplex(hw, &adapter->link_speed,
  128. &adapter->link_duplex);
  129. ecmd->speed = adapter->link_speed;
  130. /* unfortunatly FULL_DUPLEX != DUPLEX_FULL
  131. * and HALF_DUPLEX != DUPLEX_HALF */
  132. if(adapter->link_duplex == FULL_DUPLEX)
  133. ecmd->duplex = DUPLEX_FULL;
  134. else
  135. ecmd->duplex = DUPLEX_HALF;
  136. } else {
  137. ecmd->speed = -1;
  138. ecmd->duplex = -1;
  139. }
  140. ecmd->autoneg = ((hw->media_type == e1000_media_type_fiber) ||
  141. hw->autoneg) ? AUTONEG_ENABLE : AUTONEG_DISABLE;
  142. return 0;
  143. }
  144. static int
  145. e1000_set_settings(struct net_device *netdev, struct ethtool_cmd *ecmd)
  146. {
  147. struct e1000_adapter *adapter = netdev->priv;
  148. struct e1000_hw *hw = &adapter->hw;
  149. if(ecmd->autoneg == AUTONEG_ENABLE) {
  150. hw->autoneg = 1;
  151. hw->autoneg_advertised = 0x002F;
  152. ecmd->advertising = 0x002F;
  153. } else
  154. if(e1000_set_spd_dplx(adapter, ecmd->speed + ecmd->duplex))
  155. return -EINVAL;
  156. /* reset the link */
  157. if(netif_running(adapter->netdev)) {
  158. e1000_down(adapter);
  159. e1000_reset(adapter);
  160. e1000_up(adapter);
  161. } else
  162. e1000_reset(adapter);
  163. return 0;
  164. }
  165. static void
  166. e1000_get_pauseparam(struct net_device *netdev,
  167. struct ethtool_pauseparam *pause)
  168. {
  169. struct e1000_adapter *adapter = netdev->priv;
  170. struct e1000_hw *hw = &adapter->hw;
  171. pause->autoneg =
  172. (adapter->fc_autoneg ? AUTONEG_ENABLE : AUTONEG_DISABLE);
  173. if(hw->fc == e1000_fc_rx_pause)
  174. pause->rx_pause = 1;
  175. else if(hw->fc == e1000_fc_tx_pause)
  176. pause->tx_pause = 1;
  177. else if(hw->fc == e1000_fc_full) {
  178. pause->rx_pause = 1;
  179. pause->tx_pause = 1;
  180. }
  181. }
  182. static int
  183. e1000_set_pauseparam(struct net_device *netdev,
  184. struct ethtool_pauseparam *pause)
  185. {
  186. struct e1000_adapter *adapter = netdev->priv;
  187. struct e1000_hw *hw = &adapter->hw;
  188. adapter->fc_autoneg = pause->autoneg;
  189. if(pause->rx_pause && pause->tx_pause)
  190. hw->fc = e1000_fc_full;
  191. else if(pause->rx_pause && !pause->tx_pause)
  192. hw->fc = e1000_fc_rx_pause;
  193. else if(!pause->rx_pause && pause->tx_pause)
  194. hw->fc = e1000_fc_tx_pause;
  195. else if(!pause->rx_pause && !pause->tx_pause)
  196. hw->fc = e1000_fc_none;
  197. hw->original_fc = hw->fc;
  198. if(adapter->fc_autoneg == AUTONEG_ENABLE) {
  199. if(netif_running(adapter->netdev)) {
  200. e1000_down(adapter);
  201. e1000_up(adapter);
  202. } else
  203. e1000_reset(adapter);
  204. }
  205. else
  206. return ((hw->media_type == e1000_media_type_fiber) ?
  207. e1000_setup_link(hw) : e1000_force_mac_fc(hw));
  208. return 0;
  209. }
  210. static uint32_t
  211. e1000_get_rx_csum(struct net_device *netdev)
  212. {
  213. struct e1000_adapter *adapter = netdev->priv;
  214. return adapter->rx_csum;
  215. }
  216. static int
  217. e1000_set_rx_csum(struct net_device *netdev, uint32_t data)
  218. {
  219. struct e1000_adapter *adapter = netdev->priv;
  220. adapter->rx_csum = data;
  221. if(netif_running(netdev)) {
  222. e1000_down(adapter);
  223. e1000_up(adapter);
  224. } else
  225. e1000_reset(adapter);
  226. return 0;
  227. }
  228. static uint32_t
  229. e1000_get_tx_csum(struct net_device *netdev)
  230. {
  231. return (netdev->features & NETIF_F_HW_CSUM) != 0;
  232. }
  233. static int
  234. e1000_set_tx_csum(struct net_device *netdev, uint32_t data)
  235. {
  236. struct e1000_adapter *adapter = netdev->priv;
  237. if(adapter->hw.mac_type < e1000_82543) {
  238. if (!data)
  239. return -EINVAL;
  240. return 0;
  241. }
  242. if (data)
  243. netdev->features |= NETIF_F_HW_CSUM;
  244. else
  245. netdev->features &= ~NETIF_F_HW_CSUM;
  246. return 0;
  247. }
  248. #ifdef NETIF_F_TSO
  249. static int
  250. e1000_set_tso(struct net_device *netdev, uint32_t data)
  251. {
  252. struct e1000_adapter *adapter = netdev->priv;
  253. if ((adapter->hw.mac_type < e1000_82544) ||
  254. (adapter->hw.mac_type == e1000_82547))
  255. return data ? -EINVAL : 0;
  256. if (data)
  257. netdev->features |= NETIF_F_TSO;
  258. else
  259. netdev->features &= ~NETIF_F_TSO;
  260. return 0;
  261. }
  262. #endif /* NETIF_F_TSO */
  263. static uint32_t
  264. e1000_get_msglevel(struct net_device *netdev)
  265. {
  266. struct e1000_adapter *adapter = netdev->priv;
  267. return adapter->msg_enable;
  268. }
  269. static void
  270. e1000_set_msglevel(struct net_device *netdev, uint32_t data)
  271. {
  272. struct e1000_adapter *adapter = netdev->priv;
  273. adapter->msg_enable = data;
  274. }
  275. static int
  276. e1000_get_regs_len(struct net_device *netdev)
  277. {
  278. #define E1000_REGS_LEN 32
  279. return E1000_REGS_LEN * sizeof(uint32_t);
  280. }
  281. static void
  282. e1000_get_regs(struct net_device *netdev,
  283. struct ethtool_regs *regs, void *p)
  284. {
  285. struct e1000_adapter *adapter = netdev->priv;
  286. struct e1000_hw *hw = &adapter->hw;
  287. uint32_t *regs_buff = p;
  288. uint16_t phy_data;
  289. memset(p, 0, E1000_REGS_LEN * sizeof(uint32_t));
  290. regs->version = (1 << 24) | (hw->revision_id << 16) | hw->device_id;
  291. regs_buff[0] = E1000_READ_REG(hw, CTRL);
  292. regs_buff[1] = E1000_READ_REG(hw, STATUS);
  293. regs_buff[2] = E1000_READ_REG(hw, RCTL);
  294. regs_buff[3] = E1000_READ_REG(hw, RDLEN);
  295. regs_buff[4] = E1000_READ_REG(hw, RDH);
  296. regs_buff[5] = E1000_READ_REG(hw, RDT);
  297. regs_buff[6] = E1000_READ_REG(hw, RDTR);
  298. regs_buff[7] = E1000_READ_REG(hw, TCTL);
  299. regs_buff[8] = E1000_READ_REG(hw, TDLEN);
  300. regs_buff[9] = E1000_READ_REG(hw, TDH);
  301. regs_buff[10] = E1000_READ_REG(hw, TDT);
  302. regs_buff[11] = E1000_READ_REG(hw, TIDV);
  303. regs_buff[12] = adapter->hw.phy_type; /* PHY type (IGP=1, M88=0) */
  304. if(hw->phy_type == e1000_phy_igp) {
  305. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
  306. IGP01E1000_PHY_AGC_A);
  307. e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_A &
  308. IGP01E1000_PHY_PAGE_SELECT, &phy_data);
  309. regs_buff[13] = (uint32_t)phy_data; /* cable length */
  310. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
  311. IGP01E1000_PHY_AGC_B);
  312. e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_B &
  313. IGP01E1000_PHY_PAGE_SELECT, &phy_data);
  314. regs_buff[14] = (uint32_t)phy_data; /* cable length */
  315. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
  316. IGP01E1000_PHY_AGC_C);
  317. e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_C &
  318. IGP01E1000_PHY_PAGE_SELECT, &phy_data);
  319. regs_buff[15] = (uint32_t)phy_data; /* cable length */
  320. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
  321. IGP01E1000_PHY_AGC_D);
  322. e1000_read_phy_reg(hw, IGP01E1000_PHY_AGC_D &
  323. IGP01E1000_PHY_PAGE_SELECT, &phy_data);
  324. regs_buff[16] = (uint32_t)phy_data; /* cable length */
  325. regs_buff[17] = 0; /* extended 10bt distance (not needed) */
  326. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT, 0x0);
  327. e1000_read_phy_reg(hw, IGP01E1000_PHY_PORT_STATUS &
  328. IGP01E1000_PHY_PAGE_SELECT, &phy_data);
  329. regs_buff[18] = (uint32_t)phy_data; /* cable polarity */
  330. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT,
  331. IGP01E1000_PHY_PCS_INIT_REG);
  332. e1000_read_phy_reg(hw, IGP01E1000_PHY_PCS_INIT_REG &
  333. IGP01E1000_PHY_PAGE_SELECT, &phy_data);
  334. regs_buff[19] = (uint32_t)phy_data; /* cable polarity */
  335. regs_buff[20] = 0; /* polarity correction enabled (always) */
  336. regs_buff[22] = 0; /* phy receive errors (unavailable) */
  337. regs_buff[23] = regs_buff[18]; /* mdix mode */
  338. e1000_write_phy_reg(hw, IGP01E1000_PHY_PAGE_SELECT, 0x0);
  339. } else {
  340. e1000_read_phy_reg(hw, M88E1000_PHY_SPEC_STATUS, &phy_data);
  341. regs_buff[13] = (uint32_t)phy_data; /* cable length */
  342. regs_buff[14] = 0; /* Dummy (to align w/ IGP phy reg dump) */
  343. regs_buff[15] = 0; /* Dummy (to align w/ IGP phy reg dump) */
  344. regs_buff[16] = 0; /* Dummy (to align w/ IGP phy reg dump) */
  345. e1000_read_phy_reg(hw, M88E1000_PHY_SPEC_CTRL, &phy_data);
  346. regs_buff[17] = (uint32_t)phy_data; /* extended 10bt distance */
  347. regs_buff[18] = regs_buff[13]; /* cable polarity */
  348. regs_buff[19] = 0; /* Dummy (to align w/ IGP phy reg dump) */
  349. regs_buff[20] = regs_buff[17]; /* polarity correction */
  350. /* phy receive errors */
  351. regs_buff[22] = adapter->phy_stats.receive_errors;
  352. regs_buff[23] = regs_buff[13]; /* mdix mode */
  353. }
  354. regs_buff[21] = adapter->phy_stats.idle_errors; /* phy idle errors */
  355. e1000_read_phy_reg(hw, PHY_1000T_STATUS, &phy_data);
  356. regs_buff[24] = (uint32_t)phy_data; /* phy local receiver status */
  357. regs_buff[25] = regs_buff[24]; /* phy remote receiver status */
  358. if(hw->mac_type >= e1000_82540 &&
  359. hw->media_type == e1000_media_type_copper) {
  360. regs_buff[26] = E1000_READ_REG(hw, MANC);
  361. }
  362. }
  363. static int
  364. e1000_get_eeprom_len(struct net_device *netdev)
  365. {
  366. struct e1000_adapter *adapter = netdev->priv;
  367. return adapter->hw.eeprom.word_size * 2;
  368. }
  369. static int
  370. e1000_get_eeprom(struct net_device *netdev,
  371. struct ethtool_eeprom *eeprom, uint8_t *bytes)
  372. {
  373. struct e1000_adapter *adapter = netdev->priv;
  374. struct e1000_hw *hw = &adapter->hw;
  375. uint16_t *eeprom_buff;
  376. int first_word, last_word;
  377. int ret_val = 0;
  378. uint16_t i;
  379. if(eeprom->len == 0)
  380. return -EINVAL;
  381. eeprom->magic = hw->vendor_id | (hw->device_id << 16);
  382. first_word = eeprom->offset >> 1;
  383. last_word = (eeprom->offset + eeprom->len - 1) >> 1;
  384. eeprom_buff = kmalloc(sizeof(uint16_t) *
  385. (last_word - first_word + 1), GFP_KERNEL);
  386. if(!eeprom_buff)
  387. return -ENOMEM;
  388. if(hw->eeprom.type == e1000_eeprom_spi)
  389. ret_val = e1000_read_eeprom(hw, first_word,
  390. last_word - first_word + 1,
  391. eeprom_buff);
  392. else {
  393. for (i = 0; i < last_word - first_word + 1; i++)
  394. if((ret_val = e1000_read_eeprom(hw, first_word + i, 1,
  395. &eeprom_buff[i])))
  396. break;
  397. }
  398. /* Device's eeprom is always little-endian, word addressable */
  399. for (i = 0; i < last_word - first_word + 1; i++)
  400. le16_to_cpus(&eeprom_buff[i]);
  401. memcpy(bytes, (uint8_t *)eeprom_buff + (eeprom->offset & 1),
  402. eeprom->len);
  403. kfree(eeprom_buff);
  404. return ret_val;
  405. }
  406. static int
  407. e1000_set_eeprom(struct net_device *netdev,
  408. struct ethtool_eeprom *eeprom, uint8_t *bytes)
  409. {
  410. struct e1000_adapter *adapter = netdev->priv;
  411. struct e1000_hw *hw = &adapter->hw;
  412. uint16_t *eeprom_buff;
  413. void *ptr;
  414. int max_len, first_word, last_word, ret_val = 0;
  415. uint16_t i;
  416. if(eeprom->len == 0)
  417. return -EOPNOTSUPP;
  418. if(eeprom->magic != (hw->vendor_id | (hw->device_id << 16)))
  419. return -EFAULT;
  420. max_len = hw->eeprom.word_size * 2;
  421. first_word = eeprom->offset >> 1;
  422. last_word = (eeprom->offset + eeprom->len - 1) >> 1;
  423. eeprom_buff = kmalloc(max_len, GFP_KERNEL);
  424. if(!eeprom_buff)
  425. return -ENOMEM;
  426. ptr = (void *)eeprom_buff;
  427. if(eeprom->offset & 1) {
  428. /* need read/modify/write of first changed EEPROM word */
  429. /* only the second byte of the word is being modified */
  430. ret_val = e1000_read_eeprom(hw, first_word, 1,
  431. &eeprom_buff[0]);
  432. ptr++;
  433. }
  434. if(((eeprom->offset + eeprom->len) & 1) && (ret_val == 0)) {
  435. /* need read/modify/write of last changed EEPROM word */
  436. /* only the first byte of the word is being modified */
  437. ret_val = e1000_read_eeprom(hw, last_word, 1,
  438. &eeprom_buff[last_word - first_word]);
  439. }
  440. /* Device's eeprom is always little-endian, word addressable */
  441. for (i = 0; i < last_word - first_word + 1; i++)
  442. le16_to_cpus(&eeprom_buff[i]);
  443. memcpy(ptr, bytes, eeprom->len);
  444. for (i = 0; i < last_word - first_word + 1; i++)
  445. eeprom_buff[i] = cpu_to_le16(eeprom_buff[i]);
  446. ret_val = e1000_write_eeprom(hw, first_word,
  447. last_word - first_word + 1, eeprom_buff);
  448. /* Update the checksum over the first part of the EEPROM if needed */
  449. if((ret_val == 0) && first_word <= EEPROM_CHECKSUM_REG)
  450. e1000_update_eeprom_checksum(hw);
  451. kfree(eeprom_buff);
  452. return ret_val;
  453. }
  454. static void
  455. e1000_get_drvinfo(struct net_device *netdev,
  456. struct ethtool_drvinfo *drvinfo)
  457. {
  458. struct e1000_adapter *adapter = netdev->priv;
  459. strncpy(drvinfo->driver, e1000_driver_name, 32);
  460. strncpy(drvinfo->version, e1000_driver_version, 32);
  461. strncpy(drvinfo->fw_version, "N/A", 32);
  462. strncpy(drvinfo->bus_info, pci_name(adapter->pdev), 32);
  463. drvinfo->n_stats = E1000_STATS_LEN;
  464. drvinfo->testinfo_len = E1000_TEST_LEN;
  465. drvinfo->regdump_len = e1000_get_regs_len(netdev);
  466. drvinfo->eedump_len = e1000_get_eeprom_len(netdev);
  467. }
  468. static void
  469. e1000_get_ringparam(struct net_device *netdev,
  470. struct ethtool_ringparam *ring)
  471. {
  472. struct e1000_adapter *adapter = netdev->priv;
  473. e1000_mac_type mac_type = adapter->hw.mac_type;
  474. struct e1000_desc_ring *txdr = &adapter->tx_ring;
  475. struct e1000_desc_ring *rxdr = &adapter->rx_ring;
  476. ring->rx_max_pending = (mac_type < e1000_82544) ? E1000_MAX_RXD :
  477. E1000_MAX_82544_RXD;
  478. ring->tx_max_pending = (mac_type < e1000_82544) ? E1000_MAX_TXD :
  479. E1000_MAX_82544_TXD;
  480. ring->rx_mini_max_pending = 0;
  481. ring->rx_jumbo_max_pending = 0;
  482. ring->rx_pending = rxdr->count;
  483. ring->tx_pending = txdr->count;
  484. ring->rx_mini_pending = 0;
  485. ring->rx_jumbo_pending = 0;
  486. }
  487. static int
  488. e1000_set_ringparam(struct net_device *netdev,
  489. struct ethtool_ringparam *ring)
  490. {
  491. struct e1000_adapter *adapter = netdev->priv;
  492. e1000_mac_type mac_type = adapter->hw.mac_type;
  493. struct e1000_desc_ring *txdr = &adapter->tx_ring;
  494. struct e1000_desc_ring *rxdr = &adapter->rx_ring;
  495. struct e1000_desc_ring tx_old, tx_new, rx_old, rx_new;
  496. int err;
  497. tx_old = adapter->tx_ring;
  498. rx_old = adapter->rx_ring;
  499. if ((ring->rx_mini_pending) || (ring->rx_jumbo_pending))
  500. return -EINVAL;
  501. if(netif_running(adapter->netdev))
  502. e1000_down(adapter);
  503. rxdr->count = max(ring->rx_pending,(uint32_t)E1000_MIN_RXD);
  504. rxdr->count = min(rxdr->count,(uint32_t)(mac_type < e1000_82544 ?
  505. E1000_MAX_RXD : E1000_MAX_82544_RXD));
  506. E1000_ROUNDUP(rxdr->count, REQ_RX_DESCRIPTOR_MULTIPLE);
  507. txdr->count = max(ring->tx_pending,(uint32_t)E1000_MIN_TXD);
  508. txdr->count = min(txdr->count,(uint32_t)(mac_type < e1000_82544 ?
  509. E1000_MAX_TXD : E1000_MAX_82544_TXD));
  510. E1000_ROUNDUP(txdr->count, REQ_TX_DESCRIPTOR_MULTIPLE);
  511. if(netif_running(adapter->netdev)) {
  512. /* Try to get new resources before deleting old */
  513. if((err = e1000_setup_rx_resources(adapter)))
  514. goto err_setup_rx;
  515. if((err = e1000_setup_tx_resources(adapter)))
  516. goto err_setup_tx;
  517. /* save the new, restore the old in order to free it,
  518. * then restore the new back again */
  519. rx_new = adapter->rx_ring;
  520. tx_new = adapter->tx_ring;
  521. adapter->rx_ring = rx_old;
  522. adapter->tx_ring = tx_old;
  523. e1000_free_rx_resources(adapter);
  524. e1000_free_tx_resources(adapter);
  525. adapter->rx_ring = rx_new;
  526. adapter->tx_ring = tx_new;
  527. if((err = e1000_up(adapter)))
  528. return err;
  529. }
  530. return 0;
  531. err_setup_tx:
  532. e1000_free_rx_resources(adapter);
  533. err_setup_rx:
  534. adapter->rx_ring = rx_old;
  535. adapter->tx_ring = tx_old;
  536. e1000_up(adapter);
  537. return err;
  538. }
  539. #define REG_PATTERN_TEST(R, M, W) \
  540. { \
  541. uint32_t pat, value; \
  542. uint32_t test[] = \
  543. {0x5A5A5A5A, 0xA5A5A5A5, 0x00000000, 0xFFFFFFFF}; \
  544. for(pat = 0; pat < sizeof(test)/sizeof(test[0]); pat++) { \
  545. E1000_WRITE_REG(&adapter->hw, R, (test[pat] & W)); \
  546. value = E1000_READ_REG(&adapter->hw, R); \
  547. if(value != (test[pat] & W & M)) { \
  548. *data = (adapter->hw.mac_type < e1000_82543) ? \
  549. E1000_82542_##R : E1000_##R; \
  550. return 1; \
  551. } \
  552. } \
  553. }
  554. #define REG_SET_AND_CHECK(R, M, W) \
  555. { \
  556. uint32_t value; \
  557. E1000_WRITE_REG(&adapter->hw, R, W & M); \
  558. value = E1000_READ_REG(&adapter->hw, R); \
  559. if ((W & M) != (value & M)) { \
  560. *data = (adapter->hw.mac_type < e1000_82543) ? \
  561. E1000_82542_##R : E1000_##R; \
  562. return 1; \
  563. } \
  564. }
  565. static int
  566. e1000_reg_test(struct e1000_adapter *adapter, uint64_t *data)
  567. {
  568. uint32_t value;
  569. uint32_t i;
  570. /* The status register is Read Only, so a write should fail.
  571. * Some bits that get toggled are ignored.
  572. */
  573. value = (E1000_READ_REG(&adapter->hw, STATUS) & (0xFFFFF833));
  574. E1000_WRITE_REG(&adapter->hw, STATUS, (0xFFFFFFFF));
  575. if(value != (E1000_READ_REG(&adapter->hw, STATUS) & (0xFFFFF833))) {
  576. *data = 1;
  577. return 1;
  578. }
  579. REG_PATTERN_TEST(FCAL, 0xFFFFFFFF, 0xFFFFFFFF);
  580. REG_PATTERN_TEST(FCAH, 0x0000FFFF, 0xFFFFFFFF);
  581. REG_PATTERN_TEST(FCT, 0x0000FFFF, 0xFFFFFFFF);
  582. REG_PATTERN_TEST(VET, 0x0000FFFF, 0xFFFFFFFF);
  583. REG_PATTERN_TEST(RDTR, 0x0000FFFF, 0xFFFFFFFF);
  584. REG_PATTERN_TEST(RDBAH, 0xFFFFFFFF, 0xFFFFFFFF);
  585. REG_PATTERN_TEST(RDLEN, 0x000FFF80, 0x000FFFFF);
  586. REG_PATTERN_TEST(RDH, 0x0000FFFF, 0x0000FFFF);
  587. REG_PATTERN_TEST(RDT, 0x0000FFFF, 0x0000FFFF);
  588. REG_PATTERN_TEST(FCRTH, 0x0000FFF8, 0x0000FFF8);
  589. REG_PATTERN_TEST(FCTTV, 0x0000FFFF, 0x0000FFFF);
  590. REG_PATTERN_TEST(TIPG, 0x3FFFFFFF, 0x3FFFFFFF);
  591. REG_PATTERN_TEST(TDBAH, 0xFFFFFFFF, 0xFFFFFFFF);
  592. REG_PATTERN_TEST(TDLEN, 0x000FFF80, 0x000FFFFF);
  593. REG_SET_AND_CHECK(RCTL, 0xFFFFFFFF, 0x00000000);
  594. REG_SET_AND_CHECK(RCTL, 0x06DFB3FE, 0x003FFFFB);
  595. REG_SET_AND_CHECK(TCTL, 0xFFFFFFFF, 0x00000000);
  596. if(adapter->hw.mac_type >= e1000_82543) {
  597. REG_SET_AND_CHECK(RCTL, 0x06DFB3FE, 0xFFFFFFFF);
  598. REG_PATTERN_TEST(RDBAL, 0xFFFFFFF0, 0xFFFFFFFF);
  599. REG_PATTERN_TEST(TXCW, 0xC000FFFF, 0x0000FFFF);
  600. REG_PATTERN_TEST(TDBAL, 0xFFFFFFF0, 0xFFFFFFFF);
  601. REG_PATTERN_TEST(TIDV, 0x0000FFFF, 0x0000FFFF);
  602. for(i = 0; i < E1000_RAR_ENTRIES; i++) {
  603. REG_PATTERN_TEST(RA + ((i << 1) << 2), 0xFFFFFFFF,
  604. 0xFFFFFFFF);
  605. REG_PATTERN_TEST(RA + (((i << 1) + 1) << 2), 0x8003FFFF,
  606. 0xFFFFFFFF);
  607. }
  608. } else {
  609. REG_SET_AND_CHECK(RCTL, 0xFFFFFFFF, 0x01FFFFFF);
  610. REG_PATTERN_TEST(RDBAL, 0xFFFFF000, 0xFFFFFFFF);
  611. REG_PATTERN_TEST(TXCW, 0x0000FFFF, 0x0000FFFF);
  612. REG_PATTERN_TEST(TDBAL, 0xFFFFF000, 0xFFFFFFFF);
  613. }
  614. for(i = 0; i < E1000_MC_TBL_SIZE; i++)
  615. REG_PATTERN_TEST(MTA + (i << 2), 0xFFFFFFFF, 0xFFFFFFFF);
  616. *data = 0;
  617. return 0;
  618. }
  619. static int
  620. e1000_eeprom_test(struct e1000_adapter *adapter, uint64_t *data)
  621. {
  622. uint16_t temp;
  623. uint16_t checksum = 0;
  624. uint16_t i;
  625. *data = 0;
  626. /* Read and add up the contents of the EEPROM */
  627. for(i = 0; i < (EEPROM_CHECKSUM_REG + 1); i++) {
  628. if((e1000_read_eeprom(&adapter->hw, i, 1, &temp)) < 0) {
  629. *data = 1;
  630. break;
  631. }
  632. checksum += temp;
  633. }
  634. /* If Checksum is not Correct return error else test passed */
  635. if((checksum != (uint16_t) EEPROM_SUM) && !(*data))
  636. *data = 2;
  637. return *data;
  638. }
  639. static irqreturn_t
  640. e1000_test_intr(int irq,
  641. void *data,
  642. struct pt_regs *regs)
  643. {
  644. struct net_device *netdev = (struct net_device *) data;
  645. struct e1000_adapter *adapter = netdev->priv;
  646. adapter->test_icr |= E1000_READ_REG(&adapter->hw, ICR);
  647. return IRQ_HANDLED;
  648. }
  649. static int
  650. e1000_intr_test(struct e1000_adapter *adapter, uint64_t *data)
  651. {
  652. struct net_device *netdev = adapter->netdev;
  653. uint32_t mask, i=0, shared_int = TRUE;
  654. uint32_t irq = adapter->pdev->irq;
  655. *data = 0;
  656. /* Hook up test interrupt handler just for this test */
  657. if(!request_irq(irq, &e1000_test_intr, 0, netdev->name, netdev)) {
  658. shared_int = FALSE;
  659. } else if(request_irq(irq, &e1000_test_intr, SA_SHIRQ,
  660. netdev->name, netdev)){
  661. *data = 1;
  662. return -1;
  663. }
  664. /* Disable all the interrupts */
  665. E1000_WRITE_REG(&adapter->hw, IMC, 0xFFFFFFFF);
  666. msec_delay(10);
  667. /* Test each interrupt */
  668. for(; i < 10; i++) {
  669. /* Interrupt to test */
  670. mask = 1 << i;
  671. if(!shared_int) {
  672. /* Disable the interrupt to be reported in
  673. * the cause register and then force the same
  674. * interrupt and see if one gets posted. If
  675. * an interrupt was posted to the bus, the
  676. * test failed.
  677. */
  678. adapter->test_icr = 0;
  679. E1000_WRITE_REG(&adapter->hw, IMC, mask);
  680. E1000_WRITE_REG(&adapter->hw, ICS, mask);
  681. msec_delay(10);
  682. if(adapter->test_icr & mask) {
  683. *data = 3;
  684. break;
  685. }
  686. }
  687. /* Enable the interrupt to be reported in
  688. * the cause register and then force the same
  689. * interrupt and see if one gets posted. If
  690. * an interrupt was not posted to the bus, the
  691. * test failed.
  692. */
  693. adapter->test_icr = 0;
  694. E1000_WRITE_REG(&adapter->hw, IMS, mask);
  695. E1000_WRITE_REG(&adapter->hw, ICS, mask);
  696. msec_delay(10);
  697. if(!(adapter->test_icr & mask)) {
  698. *data = 4;
  699. break;
  700. }
  701. if(!shared_int) {
  702. /* Disable the other interrupts to be reported in
  703. * the cause register and then force the other
  704. * interrupts and see if any get posted. If
  705. * an interrupt was posted to the bus, the
  706. * test failed.
  707. */
  708. adapter->test_icr = 0;
  709. E1000_WRITE_REG(&adapter->hw, IMC,
  710. (~mask & 0x00007FFF));
  711. E1000_WRITE_REG(&adapter->hw, ICS,
  712. (~mask & 0x00007FFF));
  713. msec_delay(10);
  714. if(adapter->test_icr) {
  715. *data = 5;
  716. break;
  717. }
  718. }
  719. }
  720. /* Disable all the interrupts */
  721. E1000_WRITE_REG(&adapter->hw, IMC, 0xFFFFFFFF);
  722. msec_delay(10);
  723. /* Unhook test interrupt handler */
  724. free_irq(irq, netdev);
  725. return *data;
  726. }
  727. static void
  728. e1000_free_desc_rings(struct e1000_adapter *adapter)
  729. {
  730. struct e1000_desc_ring *txdr = &adapter->test_tx_ring;
  731. struct e1000_desc_ring *rxdr = &adapter->test_rx_ring;
  732. struct pci_dev *pdev = adapter->pdev;
  733. int i;
  734. if(txdr->desc && txdr->buffer_info) {
  735. for(i = 0; i < txdr->count; i++) {
  736. if(txdr->buffer_info[i].dma)
  737. pci_unmap_single(pdev, txdr->buffer_info[i].dma,
  738. txdr->buffer_info[i].length,
  739. PCI_DMA_TODEVICE);
  740. if(txdr->buffer_info[i].skb)
  741. dev_kfree_skb(txdr->buffer_info[i].skb);
  742. }
  743. }
  744. if(rxdr->desc && rxdr->buffer_info) {
  745. for(i = 0; i < rxdr->count; i++) {
  746. if(rxdr->buffer_info[i].dma)
  747. pci_unmap_single(pdev, rxdr->buffer_info[i].dma,
  748. rxdr->buffer_info[i].length,
  749. PCI_DMA_FROMDEVICE);
  750. if(rxdr->buffer_info[i].skb)
  751. dev_kfree_skb(rxdr->buffer_info[i].skb);
  752. }
  753. }
  754. if(txdr->desc)
  755. pci_free_consistent(pdev, txdr->size, txdr->desc, txdr->dma);
  756. if(rxdr->desc)
  757. pci_free_consistent(pdev, rxdr->size, rxdr->desc, rxdr->dma);
  758. if(txdr->buffer_info)
  759. kfree(txdr->buffer_info);
  760. if(rxdr->buffer_info)
  761. kfree(rxdr->buffer_info);
  762. return;
  763. }
  764. static int
  765. e1000_setup_desc_rings(struct e1000_adapter *adapter)
  766. {
  767. struct e1000_desc_ring *txdr = &adapter->test_tx_ring;
  768. struct e1000_desc_ring *rxdr = &adapter->test_rx_ring;
  769. struct pci_dev *pdev = adapter->pdev;
  770. uint32_t rctl;
  771. int size, i, ret_val;
  772. /* Setup Tx descriptor ring and Tx buffers */
  773. txdr->count = 80;
  774. size = txdr->count * sizeof(struct e1000_buffer);
  775. if(!(txdr->buffer_info = kmalloc(size, GFP_KERNEL))) {
  776. ret_val = 1;
  777. goto err_nomem;
  778. }
  779. memset(txdr->buffer_info, 0, size);
  780. txdr->size = txdr->count * sizeof(struct e1000_tx_desc);
  781. E1000_ROUNDUP(txdr->size, 4096);
  782. if(!(txdr->desc = pci_alloc_consistent(pdev, txdr->size, &txdr->dma))) {
  783. ret_val = 2;
  784. goto err_nomem;
  785. }
  786. memset(txdr->desc, 0, txdr->size);
  787. txdr->next_to_use = txdr->next_to_clean = 0;
  788. E1000_WRITE_REG(&adapter->hw, TDBAL,
  789. ((uint64_t) txdr->dma & 0x00000000FFFFFFFF));
  790. E1000_WRITE_REG(&adapter->hw, TDBAH, ((uint64_t) txdr->dma >> 32));
  791. E1000_WRITE_REG(&adapter->hw, TDLEN,
  792. txdr->count * sizeof(struct e1000_tx_desc));
  793. E1000_WRITE_REG(&adapter->hw, TDH, 0);
  794. E1000_WRITE_REG(&adapter->hw, TDT, 0);
  795. E1000_WRITE_REG(&adapter->hw, TCTL,
  796. E1000_TCTL_PSP | E1000_TCTL_EN |
  797. E1000_COLLISION_THRESHOLD << E1000_CT_SHIFT |
  798. E1000_FDX_COLLISION_DISTANCE << E1000_COLD_SHIFT);
  799. for(i = 0; i < txdr->count; i++) {
  800. struct e1000_tx_desc *tx_desc = E1000_TX_DESC(*txdr, i);
  801. struct sk_buff *skb;
  802. unsigned int size = 1024;
  803. if(!(skb = alloc_skb(size, GFP_KERNEL))) {
  804. ret_val = 3;
  805. goto err_nomem;
  806. }
  807. skb_put(skb, size);
  808. txdr->buffer_info[i].skb = skb;
  809. txdr->buffer_info[i].length = skb->len;
  810. txdr->buffer_info[i].dma =
  811. pci_map_single(pdev, skb->data, skb->len,
  812. PCI_DMA_TODEVICE);
  813. tx_desc->buffer_addr = cpu_to_le64(txdr->buffer_info[i].dma);
  814. tx_desc->lower.data = cpu_to_le32(skb->len);
  815. tx_desc->lower.data |= cpu_to_le32(E1000_TXD_CMD_EOP |
  816. E1000_TXD_CMD_IFCS |
  817. E1000_TXD_CMD_RPS);
  818. tx_desc->upper.data = 0;
  819. }
  820. /* Setup Rx descriptor ring and Rx buffers */
  821. rxdr->count = 80;
  822. size = rxdr->count * sizeof(struct e1000_buffer);
  823. if(!(rxdr->buffer_info = kmalloc(size, GFP_KERNEL))) {
  824. ret_val = 4;
  825. goto err_nomem;
  826. }
  827. memset(rxdr->buffer_info, 0, size);
  828. rxdr->size = rxdr->count * sizeof(struct e1000_rx_desc);
  829. if(!(rxdr->desc = pci_alloc_consistent(pdev, rxdr->size, &rxdr->dma))) {
  830. ret_val = 5;
  831. goto err_nomem;
  832. }
  833. memset(rxdr->desc, 0, rxdr->size);
  834. rxdr->next_to_use = rxdr->next_to_clean = 0;
  835. rctl = E1000_READ_REG(&adapter->hw, RCTL);
  836. E1000_WRITE_REG(&adapter->hw, RCTL, rctl & ~E1000_RCTL_EN);
  837. E1000_WRITE_REG(&adapter->hw, RDBAL,
  838. ((uint64_t) rxdr->dma & 0xFFFFFFFF));
  839. E1000_WRITE_REG(&adapter->hw, RDBAH, ((uint64_t) rxdr->dma >> 32));
  840. E1000_WRITE_REG(&adapter->hw, RDLEN, rxdr->size);
  841. E1000_WRITE_REG(&adapter->hw, RDH, 0);
  842. E1000_WRITE_REG(&adapter->hw, RDT, 0);
  843. rctl = E1000_RCTL_EN | E1000_RCTL_BAM | E1000_RCTL_SZ_2048 |
  844. E1000_RCTL_LBM_NO | E1000_RCTL_RDMTS_HALF |
  845. (adapter->hw.mc_filter_type << E1000_RCTL_MO_SHIFT);
  846. E1000_WRITE_REG(&adapter->hw, RCTL, rctl);
  847. for(i = 0; i < rxdr->count; i++) {
  848. struct e1000_rx_desc *rx_desc = E1000_RX_DESC(*rxdr, i);
  849. struct sk_buff *skb;
  850. if(!(skb = alloc_skb(E1000_RXBUFFER_2048 + NET_IP_ALIGN,
  851. GFP_KERNEL))) {
  852. ret_val = 6;
  853. goto err_nomem;
  854. }
  855. skb_reserve(skb, NET_IP_ALIGN);
  856. rxdr->buffer_info[i].skb = skb;
  857. rxdr->buffer_info[i].length = E1000_RXBUFFER_2048;
  858. rxdr->buffer_info[i].dma =
  859. pci_map_single(pdev, skb->data, E1000_RXBUFFER_2048,
  860. PCI_DMA_FROMDEVICE);
  861. rx_desc->buffer_addr = cpu_to_le64(rxdr->buffer_info[i].dma);
  862. memset(skb->data, 0x00, skb->len);
  863. }
  864. return 0;
  865. err_nomem:
  866. e1000_free_desc_rings(adapter);
  867. return ret_val;
  868. }
  869. static void
  870. e1000_phy_disable_receiver(struct e1000_adapter *adapter)
  871. {
  872. /* Write out to PHY registers 29 and 30 to disable the Receiver. */
  873. e1000_write_phy_reg(&adapter->hw, 29, 0x001F);
  874. e1000_write_phy_reg(&adapter->hw, 30, 0x8FFC);
  875. e1000_write_phy_reg(&adapter->hw, 29, 0x001A);
  876. e1000_write_phy_reg(&adapter->hw, 30, 0x8FF0);
  877. }
  878. static void
  879. e1000_phy_reset_clk_and_crs(struct e1000_adapter *adapter)
  880. {
  881. uint16_t phy_reg;
  882. /* Because we reset the PHY above, we need to re-force TX_CLK in the
  883. * Extended PHY Specific Control Register to 25MHz clock. This
  884. * value defaults back to a 2.5MHz clock when the PHY is reset.
  885. */
  886. e1000_read_phy_reg(&adapter->hw, M88E1000_EXT_PHY_SPEC_CTRL, &phy_reg);
  887. phy_reg |= M88E1000_EPSCR_TX_CLK_25;
  888. e1000_write_phy_reg(&adapter->hw,
  889. M88E1000_EXT_PHY_SPEC_CTRL, phy_reg);
  890. /* In addition, because of the s/w reset above, we need to enable
  891. * CRS on TX. This must be set for both full and half duplex
  892. * operation.
  893. */
  894. e1000_read_phy_reg(&adapter->hw, M88E1000_PHY_SPEC_CTRL, &phy_reg);
  895. phy_reg |= M88E1000_PSCR_ASSERT_CRS_ON_TX;
  896. e1000_write_phy_reg(&adapter->hw,
  897. M88E1000_PHY_SPEC_CTRL, phy_reg);
  898. }
  899. static int
  900. e1000_nonintegrated_phy_loopback(struct e1000_adapter *adapter)
  901. {
  902. uint32_t ctrl_reg;
  903. uint16_t phy_reg;
  904. /* Setup the Device Control Register for PHY loopback test. */
  905. ctrl_reg = E1000_READ_REG(&adapter->hw, CTRL);
  906. ctrl_reg |= (E1000_CTRL_ILOS | /* Invert Loss-Of-Signal */
  907. E1000_CTRL_FRCSPD | /* Set the Force Speed Bit */
  908. E1000_CTRL_FRCDPX | /* Set the Force Duplex Bit */
  909. E1000_CTRL_SPD_1000 | /* Force Speed to 1000 */
  910. E1000_CTRL_FD); /* Force Duplex to FULL */
  911. E1000_WRITE_REG(&adapter->hw, CTRL, ctrl_reg);
  912. /* Read the PHY Specific Control Register (0x10) */
  913. e1000_read_phy_reg(&adapter->hw, M88E1000_PHY_SPEC_CTRL, &phy_reg);
  914. /* Clear Auto-Crossover bits in PHY Specific Control Register
  915. * (bits 6:5).
  916. */
  917. phy_reg &= ~M88E1000_PSCR_AUTO_X_MODE;
  918. e1000_write_phy_reg(&adapter->hw, M88E1000_PHY_SPEC_CTRL, phy_reg);
  919. /* Perform software reset on the PHY */
  920. e1000_phy_reset(&adapter->hw);
  921. /* Have to setup TX_CLK and TX_CRS after software reset */
  922. e1000_phy_reset_clk_and_crs(adapter);
  923. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x8100);
  924. /* Wait for reset to complete. */
  925. udelay(500);
  926. /* Have to setup TX_CLK and TX_CRS after software reset */
  927. e1000_phy_reset_clk_and_crs(adapter);
  928. /* Write out to PHY registers 29 and 30 to disable the Receiver. */
  929. e1000_phy_disable_receiver(adapter);
  930. /* Set the loopback bit in the PHY control register. */
  931. e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
  932. phy_reg |= MII_CR_LOOPBACK;
  933. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, phy_reg);
  934. /* Setup TX_CLK and TX_CRS one more time. */
  935. e1000_phy_reset_clk_and_crs(adapter);
  936. /* Check Phy Configuration */
  937. e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
  938. if(phy_reg != 0x4100)
  939. return 9;
  940. e1000_read_phy_reg(&adapter->hw, M88E1000_EXT_PHY_SPEC_CTRL, &phy_reg);
  941. if(phy_reg != 0x0070)
  942. return 10;
  943. e1000_read_phy_reg(&adapter->hw, 29, &phy_reg);
  944. if(phy_reg != 0x001A)
  945. return 11;
  946. return 0;
  947. }
  948. static int
  949. e1000_integrated_phy_loopback(struct e1000_adapter *adapter)
  950. {
  951. uint32_t ctrl_reg = 0;
  952. uint32_t stat_reg = 0;
  953. adapter->hw.autoneg = FALSE;
  954. if(adapter->hw.phy_type == e1000_phy_m88) {
  955. /* Auto-MDI/MDIX Off */
  956. e1000_write_phy_reg(&adapter->hw,
  957. M88E1000_PHY_SPEC_CTRL, 0x0808);
  958. /* reset to update Auto-MDI/MDIX */
  959. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x9140);
  960. /* autoneg off */
  961. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x8140);
  962. }
  963. /* force 1000, set loopback */
  964. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, 0x4140);
  965. /* Now set up the MAC to the same speed/duplex as the PHY. */
  966. ctrl_reg = E1000_READ_REG(&adapter->hw, CTRL);
  967. ctrl_reg &= ~E1000_CTRL_SPD_SEL; /* Clear the speed sel bits */
  968. ctrl_reg |= (E1000_CTRL_FRCSPD | /* Set the Force Speed Bit */
  969. E1000_CTRL_FRCDPX | /* Set the Force Duplex Bit */
  970. E1000_CTRL_SPD_1000 |/* Force Speed to 1000 */
  971. E1000_CTRL_FD); /* Force Duplex to FULL */
  972. if(adapter->hw.media_type == e1000_media_type_copper &&
  973. adapter->hw.phy_type == e1000_phy_m88) {
  974. ctrl_reg |= E1000_CTRL_ILOS; /* Invert Loss of Signal */
  975. } else {
  976. /* Set the ILOS bit on the fiber Nic is half
  977. * duplex link is detected. */
  978. stat_reg = E1000_READ_REG(&adapter->hw, STATUS);
  979. if((stat_reg & E1000_STATUS_FD) == 0)
  980. ctrl_reg |= (E1000_CTRL_ILOS | E1000_CTRL_SLU);
  981. }
  982. E1000_WRITE_REG(&adapter->hw, CTRL, ctrl_reg);
  983. /* Disable the receiver on the PHY so when a cable is plugged in, the
  984. * PHY does not begin to autoneg when a cable is reconnected to the NIC.
  985. */
  986. if(adapter->hw.phy_type == e1000_phy_m88)
  987. e1000_phy_disable_receiver(adapter);
  988. udelay(500);
  989. return 0;
  990. }
  991. static int
  992. e1000_set_phy_loopback(struct e1000_adapter *adapter)
  993. {
  994. uint16_t phy_reg = 0;
  995. uint16_t count = 0;
  996. switch (adapter->hw.mac_type) {
  997. case e1000_82543:
  998. if(adapter->hw.media_type == e1000_media_type_copper) {
  999. /* Attempt to setup Loopback mode on Non-integrated PHY.
  1000. * Some PHY registers get corrupted at random, so
  1001. * attempt this 10 times.
  1002. */
  1003. while(e1000_nonintegrated_phy_loopback(adapter) &&
  1004. count++ < 10);
  1005. if(count < 11)
  1006. return 0;
  1007. }
  1008. break;
  1009. case e1000_82544:
  1010. case e1000_82540:
  1011. case e1000_82545:
  1012. case e1000_82545_rev_3:
  1013. case e1000_82546:
  1014. case e1000_82546_rev_3:
  1015. case e1000_82541:
  1016. case e1000_82541_rev_2:
  1017. case e1000_82547:
  1018. case e1000_82547_rev_2:
  1019. return e1000_integrated_phy_loopback(adapter);
  1020. break;
  1021. default:
  1022. /* Default PHY loopback work is to read the MII
  1023. * control register and assert bit 14 (loopback mode).
  1024. */
  1025. e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
  1026. phy_reg |= MII_CR_LOOPBACK;
  1027. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, phy_reg);
  1028. return 0;
  1029. break;
  1030. }
  1031. return 8;
  1032. }
  1033. static int
  1034. e1000_setup_loopback_test(struct e1000_adapter *adapter)
  1035. {
  1036. uint32_t rctl;
  1037. if(adapter->hw.media_type == e1000_media_type_fiber ||
  1038. adapter->hw.media_type == e1000_media_type_internal_serdes) {
  1039. if(adapter->hw.mac_type == e1000_82545 ||
  1040. adapter->hw.mac_type == e1000_82546 ||
  1041. adapter->hw.mac_type == e1000_82545_rev_3 ||
  1042. adapter->hw.mac_type == e1000_82546_rev_3)
  1043. return e1000_set_phy_loopback(adapter);
  1044. else {
  1045. rctl = E1000_READ_REG(&adapter->hw, RCTL);
  1046. rctl |= E1000_RCTL_LBM_TCVR;
  1047. E1000_WRITE_REG(&adapter->hw, RCTL, rctl);
  1048. return 0;
  1049. }
  1050. } else if(adapter->hw.media_type == e1000_media_type_copper)
  1051. return e1000_set_phy_loopback(adapter);
  1052. return 7;
  1053. }
  1054. static void
  1055. e1000_loopback_cleanup(struct e1000_adapter *adapter)
  1056. {
  1057. uint32_t rctl;
  1058. uint16_t phy_reg;
  1059. rctl = E1000_READ_REG(&adapter->hw, RCTL);
  1060. rctl &= ~(E1000_RCTL_LBM_TCVR | E1000_RCTL_LBM_MAC);
  1061. E1000_WRITE_REG(&adapter->hw, RCTL, rctl);
  1062. if(adapter->hw.media_type == e1000_media_type_copper ||
  1063. ((adapter->hw.media_type == e1000_media_type_fiber ||
  1064. adapter->hw.media_type == e1000_media_type_internal_serdes) &&
  1065. (adapter->hw.mac_type == e1000_82545 ||
  1066. adapter->hw.mac_type == e1000_82546 ||
  1067. adapter->hw.mac_type == e1000_82545_rev_3 ||
  1068. adapter->hw.mac_type == e1000_82546_rev_3))) {
  1069. adapter->hw.autoneg = TRUE;
  1070. e1000_read_phy_reg(&adapter->hw, PHY_CTRL, &phy_reg);
  1071. if(phy_reg & MII_CR_LOOPBACK) {
  1072. phy_reg &= ~MII_CR_LOOPBACK;
  1073. e1000_write_phy_reg(&adapter->hw, PHY_CTRL, phy_reg);
  1074. e1000_phy_reset(&adapter->hw);
  1075. }
  1076. }
  1077. }
  1078. static void
  1079. e1000_create_lbtest_frame(struct sk_buff *skb, unsigned int frame_size)
  1080. {
  1081. memset(skb->data, 0xFF, frame_size);
  1082. frame_size = (frame_size % 2) ? (frame_size - 1) : frame_size;
  1083. memset(&skb->data[frame_size / 2], 0xAA, frame_size / 2 - 1);
  1084. memset(&skb->data[frame_size / 2 + 10], 0xBE, 1);
  1085. memset(&skb->data[frame_size / 2 + 12], 0xAF, 1);
  1086. }
  1087. static int
  1088. e1000_check_lbtest_frame(struct sk_buff *skb, unsigned int frame_size)
  1089. {
  1090. frame_size = (frame_size % 2) ? (frame_size - 1) : frame_size;
  1091. if(*(skb->data + 3) == 0xFF) {
  1092. if((*(skb->data + frame_size / 2 + 10) == 0xBE) &&
  1093. (*(skb->data + frame_size / 2 + 12) == 0xAF)) {
  1094. return 0;
  1095. }
  1096. }
  1097. return 13;
  1098. }
  1099. static int
  1100. e1000_run_loopback_test(struct e1000_adapter *adapter)
  1101. {
  1102. struct e1000_desc_ring *txdr = &adapter->test_tx_ring;
  1103. struct e1000_desc_ring *rxdr = &adapter->test_rx_ring;
  1104. struct pci_dev *pdev = adapter->pdev;
  1105. int i, ret_val;
  1106. E1000_WRITE_REG(&adapter->hw, RDT, rxdr->count - 1);
  1107. for(i = 0; i < 64; i++) {
  1108. e1000_create_lbtest_frame(txdr->buffer_info[i].skb, 1024);
  1109. pci_dma_sync_single_for_device(pdev, txdr->buffer_info[i].dma,
  1110. txdr->buffer_info[i].length,
  1111. PCI_DMA_TODEVICE);
  1112. }
  1113. E1000_WRITE_REG(&adapter->hw, TDT, i);
  1114. msec_delay(200);
  1115. i = 0;
  1116. do {
  1117. pci_dma_sync_single_for_cpu(pdev, rxdr->buffer_info[i].dma,
  1118. rxdr->buffer_info[i].length,
  1119. PCI_DMA_FROMDEVICE);
  1120. ret_val = e1000_check_lbtest_frame(rxdr->buffer_info[i].skb,
  1121. 1024);
  1122. i++;
  1123. } while (ret_val != 0 && i < 64);
  1124. return ret_val;
  1125. }
  1126. static int
  1127. e1000_loopback_test(struct e1000_adapter *adapter, uint64_t *data)
  1128. {
  1129. if((*data = e1000_setup_desc_rings(adapter))) goto err_loopback;
  1130. if((*data = e1000_setup_loopback_test(adapter))) goto err_loopback;
  1131. *data = e1000_run_loopback_test(adapter);
  1132. e1000_loopback_cleanup(adapter);
  1133. e1000_free_desc_rings(adapter);
  1134. err_loopback:
  1135. return *data;
  1136. }
  1137. static int
  1138. e1000_link_test(struct e1000_adapter *adapter, uint64_t *data)
  1139. {
  1140. *data = 0;
  1141. if (adapter->hw.media_type == e1000_media_type_internal_serdes) {
  1142. int i = 0;
  1143. adapter->hw.serdes_link_down = TRUE;
  1144. /* on some blade server designs link establishment */
  1145. /* could take as long as 2-3 minutes. */
  1146. do {
  1147. e1000_check_for_link(&adapter->hw);
  1148. if (adapter->hw.serdes_link_down == FALSE)
  1149. return *data;
  1150. msec_delay(20);
  1151. } while (i++ < 3750);
  1152. *data = 1;
  1153. } else {
  1154. e1000_check_for_link(&adapter->hw);
  1155. if(!(E1000_READ_REG(&adapter->hw, STATUS) & E1000_STATUS_LU)) {
  1156. *data = 1;
  1157. }
  1158. }
  1159. return *data;
  1160. }
  1161. static int
  1162. e1000_diag_test_count(struct net_device *netdev)
  1163. {
  1164. return E1000_TEST_LEN;
  1165. }
  1166. static void
  1167. e1000_diag_test(struct net_device *netdev,
  1168. struct ethtool_test *eth_test, uint64_t *data)
  1169. {
  1170. struct e1000_adapter *adapter = netdev->priv;
  1171. boolean_t if_running = netif_running(netdev);
  1172. if(eth_test->flags == ETH_TEST_FL_OFFLINE) {
  1173. /* Offline tests */
  1174. /* save speed, duplex, autoneg settings */
  1175. uint16_t autoneg_advertised = adapter->hw.autoneg_advertised;
  1176. uint8_t forced_speed_duplex = adapter->hw.forced_speed_duplex;
  1177. uint8_t autoneg = adapter->hw.autoneg;
  1178. /* Link test performed before hardware reset so autoneg doesn't
  1179. * interfere with test result */
  1180. if(e1000_link_test(adapter, &data[4]))
  1181. eth_test->flags |= ETH_TEST_FL_FAILED;
  1182. if(if_running)
  1183. e1000_down(adapter);
  1184. else
  1185. e1000_reset(adapter);
  1186. if(e1000_reg_test(adapter, &data[0]))
  1187. eth_test->flags |= ETH_TEST_FL_FAILED;
  1188. e1000_reset(adapter);
  1189. if(e1000_eeprom_test(adapter, &data[1]))
  1190. eth_test->flags |= ETH_TEST_FL_FAILED;
  1191. e1000_reset(adapter);
  1192. if(e1000_intr_test(adapter, &data[2]))
  1193. eth_test->flags |= ETH_TEST_FL_FAILED;
  1194. e1000_reset(adapter);
  1195. if(e1000_loopback_test(adapter, &data[3]))
  1196. eth_test->flags |= ETH_TEST_FL_FAILED;
  1197. /* restore speed, duplex, autoneg settings */
  1198. adapter->hw.autoneg_advertised = autoneg_advertised;
  1199. adapter->hw.forced_speed_duplex = forced_speed_duplex;
  1200. adapter->hw.autoneg = autoneg;
  1201. e1000_reset(adapter);
  1202. if(if_running)
  1203. e1000_up(adapter);
  1204. } else {
  1205. /* Online tests */
  1206. if(e1000_link_test(adapter, &data[4]))
  1207. eth_test->flags |= ETH_TEST_FL_FAILED;
  1208. /* Offline tests aren't run; pass by default */
  1209. data[0] = 0;
  1210. data[1] = 0;
  1211. data[2] = 0;
  1212. data[3] = 0;
  1213. }
  1214. }
  1215. static void
  1216. e1000_get_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
  1217. {
  1218. struct e1000_adapter *adapter = netdev->priv;
  1219. struct e1000_hw *hw = &adapter->hw;
  1220. switch(adapter->hw.device_id) {
  1221. case E1000_DEV_ID_82542:
  1222. case E1000_DEV_ID_82543GC_FIBER:
  1223. case E1000_DEV_ID_82543GC_COPPER:
  1224. case E1000_DEV_ID_82544EI_FIBER:
  1225. case E1000_DEV_ID_82546EB_QUAD_COPPER:
  1226. case E1000_DEV_ID_82545EM_FIBER:
  1227. case E1000_DEV_ID_82545EM_COPPER:
  1228. wol->supported = 0;
  1229. wol->wolopts = 0;
  1230. return;
  1231. case E1000_DEV_ID_82546EB_FIBER:
  1232. case E1000_DEV_ID_82546GB_FIBER:
  1233. /* Wake events only supported on port A for dual fiber */
  1234. if(E1000_READ_REG(hw, STATUS) & E1000_STATUS_FUNC_1) {
  1235. wol->supported = 0;
  1236. wol->wolopts = 0;
  1237. return;
  1238. }
  1239. /* Fall Through */
  1240. default:
  1241. wol->supported = WAKE_UCAST | WAKE_MCAST |
  1242. WAKE_BCAST | WAKE_MAGIC;
  1243. wol->wolopts = 0;
  1244. if(adapter->wol & E1000_WUFC_EX)
  1245. wol->wolopts |= WAKE_UCAST;
  1246. if(adapter->wol & E1000_WUFC_MC)
  1247. wol->wolopts |= WAKE_MCAST;
  1248. if(adapter->wol & E1000_WUFC_BC)
  1249. wol->wolopts |= WAKE_BCAST;
  1250. if(adapter->wol & E1000_WUFC_MAG)
  1251. wol->wolopts |= WAKE_MAGIC;
  1252. return;
  1253. }
  1254. }
  1255. static int
  1256. e1000_set_wol(struct net_device *netdev, struct ethtool_wolinfo *wol)
  1257. {
  1258. struct e1000_adapter *adapter = netdev->priv;
  1259. struct e1000_hw *hw = &adapter->hw;
  1260. switch(adapter->hw.device_id) {
  1261. case E1000_DEV_ID_82542:
  1262. case E1000_DEV_ID_82543GC_FIBER:
  1263. case E1000_DEV_ID_82543GC_COPPER:
  1264. case E1000_DEV_ID_82544EI_FIBER:
  1265. case E1000_DEV_ID_82546EB_QUAD_COPPER:
  1266. case E1000_DEV_ID_82545EM_FIBER:
  1267. case E1000_DEV_ID_82545EM_COPPER:
  1268. return wol->wolopts ? -EOPNOTSUPP : 0;
  1269. case E1000_DEV_ID_82546EB_FIBER:
  1270. case E1000_DEV_ID_82546GB_FIBER:
  1271. /* Wake events only supported on port A for dual fiber */
  1272. if(E1000_READ_REG(hw, STATUS) & E1000_STATUS_FUNC_1)
  1273. return wol->wolopts ? -EOPNOTSUPP : 0;
  1274. /* Fall Through */
  1275. default:
  1276. if(wol->wolopts & (WAKE_PHY | WAKE_ARP | WAKE_MAGICSECURE))
  1277. return -EOPNOTSUPP;
  1278. adapter->wol = 0;
  1279. if(wol->wolopts & WAKE_UCAST)
  1280. adapter->wol |= E1000_WUFC_EX;
  1281. if(wol->wolopts & WAKE_MCAST)
  1282. adapter->wol |= E1000_WUFC_MC;
  1283. if(wol->wolopts & WAKE_BCAST)
  1284. adapter->wol |= E1000_WUFC_BC;
  1285. if(wol->wolopts & WAKE_MAGIC)
  1286. adapter->wol |= E1000_WUFC_MAG;
  1287. }
  1288. return 0;
  1289. }
  1290. /* toggle LED 4 times per second = 2 "blinks" per second */
  1291. #define E1000_ID_INTERVAL (HZ/4)
  1292. /* bit defines for adapter->led_status */
  1293. #define E1000_LED_ON 0
  1294. static void
  1295. e1000_led_blink_callback(unsigned long data)
  1296. {
  1297. struct e1000_adapter *adapter = (struct e1000_adapter *) data;
  1298. if(test_and_change_bit(E1000_LED_ON, &adapter->led_status))
  1299. e1000_led_off(&adapter->hw);
  1300. else
  1301. e1000_led_on(&adapter->hw);
  1302. mod_timer(&adapter->blink_timer, jiffies + E1000_ID_INTERVAL);
  1303. }
  1304. static int
  1305. e1000_phys_id(struct net_device *netdev, uint32_t data)
  1306. {
  1307. struct e1000_adapter *adapter = netdev->priv;
  1308. if(!data || data > (uint32_t)(MAX_SCHEDULE_TIMEOUT / HZ))
  1309. data = (uint32_t)(MAX_SCHEDULE_TIMEOUT / HZ);
  1310. if(!adapter->blink_timer.function) {
  1311. init_timer(&adapter->blink_timer);
  1312. adapter->blink_timer.function = e1000_led_blink_callback;
  1313. adapter->blink_timer.data = (unsigned long) adapter;
  1314. }
  1315. e1000_setup_led(&adapter->hw);
  1316. mod_timer(&adapter->blink_timer, jiffies);
  1317. msleep_interruptible(data * 1000);
  1318. del_timer_sync(&adapter->blink_timer);
  1319. e1000_led_off(&adapter->hw);
  1320. clear_bit(E1000_LED_ON, &adapter->led_status);
  1321. e1000_cleanup_led(&adapter->hw);
  1322. return 0;
  1323. }
  1324. static int
  1325. e1000_nway_reset(struct net_device *netdev)
  1326. {
  1327. struct e1000_adapter *adapter = netdev->priv;
  1328. if(netif_running(netdev)) {
  1329. e1000_down(adapter);
  1330. e1000_up(adapter);
  1331. }
  1332. return 0;
  1333. }
  1334. static int
  1335. e1000_get_stats_count(struct net_device *netdev)
  1336. {
  1337. return E1000_STATS_LEN;
  1338. }
  1339. static void
  1340. e1000_get_ethtool_stats(struct net_device *netdev,
  1341. struct ethtool_stats *stats, uint64_t *data)
  1342. {
  1343. struct e1000_adapter *adapter = netdev->priv;
  1344. int i;
  1345. e1000_update_stats(adapter);
  1346. for(i = 0; i < E1000_STATS_LEN; i++) {
  1347. char *p = (char *)adapter+e1000_gstrings_stats[i].stat_offset;
  1348. data[i] = (e1000_gstrings_stats[i].sizeof_stat ==
  1349. sizeof(uint64_t)) ? *(uint64_t *)p : *(uint32_t *)p;
  1350. }
  1351. }
  1352. static void
  1353. e1000_get_strings(struct net_device *netdev, uint32_t stringset, uint8_t *data)
  1354. {
  1355. int i;
  1356. switch(stringset) {
  1357. case ETH_SS_TEST:
  1358. memcpy(data, *e1000_gstrings_test,
  1359. E1000_TEST_LEN*ETH_GSTRING_LEN);
  1360. break;
  1361. case ETH_SS_STATS:
  1362. for (i=0; i < E1000_STATS_LEN; i++) {
  1363. memcpy(data + i * ETH_GSTRING_LEN,
  1364. e1000_gstrings_stats[i].stat_string,
  1365. ETH_GSTRING_LEN);
  1366. }
  1367. break;
  1368. }
  1369. }
  1370. struct ethtool_ops e1000_ethtool_ops = {
  1371. .get_settings = e1000_get_settings,
  1372. .set_settings = e1000_set_settings,
  1373. .get_drvinfo = e1000_get_drvinfo,
  1374. .get_regs_len = e1000_get_regs_len,
  1375. .get_regs = e1000_get_regs,
  1376. .get_wol = e1000_get_wol,
  1377. .set_wol = e1000_set_wol,
  1378. .get_msglevel = e1000_get_msglevel,
  1379. .set_msglevel = e1000_set_msglevel,
  1380. .nway_reset = e1000_nway_reset,
  1381. .get_link = ethtool_op_get_link,
  1382. .get_eeprom_len = e1000_get_eeprom_len,
  1383. .get_eeprom = e1000_get_eeprom,
  1384. .set_eeprom = e1000_set_eeprom,
  1385. .get_ringparam = e1000_get_ringparam,
  1386. .set_ringparam = e1000_set_ringparam,
  1387. .get_pauseparam = e1000_get_pauseparam,
  1388. .set_pauseparam = e1000_set_pauseparam,
  1389. .get_rx_csum = e1000_get_rx_csum,
  1390. .set_rx_csum = e1000_set_rx_csum,
  1391. .get_tx_csum = e1000_get_tx_csum,
  1392. .set_tx_csum = e1000_set_tx_csum,
  1393. .get_sg = ethtool_op_get_sg,
  1394. .set_sg = ethtool_op_set_sg,
  1395. #ifdef NETIF_F_TSO
  1396. .get_tso = ethtool_op_get_tso,
  1397. .set_tso = e1000_set_tso,
  1398. #endif
  1399. .self_test_count = e1000_diag_test_count,
  1400. .self_test = e1000_diag_test,
  1401. .get_strings = e1000_get_strings,
  1402. .phys_id = e1000_phys_id,
  1403. .get_stats_count = e1000_get_stats_count,
  1404. .get_ethtool_stats = e1000_get_ethtool_stats,
  1405. };
  1406. void e1000_set_ethtool_ops(struct net_device *netdev)
  1407. {
  1408. SET_ETHTOOL_OPS(netdev, &e1000_ethtool_ops);
  1409. }