xen.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573
  1. /*
  2. * Xen PCI - handle PCI (INTx) and MSI infrastructure calls for PV, HVM and
  3. * initial domain support. We also handle the DSDT _PRT callbacks for GSI's
  4. * used in HVM and initial domain mode (PV does not parse ACPI, so it has no
  5. * concept of GSIs). Under PV we hook under the pnbbios API for IRQs and
  6. * 0xcf8 PCI configuration read/write.
  7. *
  8. * Author: Ryan Wilson <hap9@epoch.ncsc.mil>
  9. * Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
  10. * Stefano Stabellini <stefano.stabellini@eu.citrix.com>
  11. */
  12. #include <linux/module.h>
  13. #include <linux/init.h>
  14. #include <linux/pci.h>
  15. #include <linux/acpi.h>
  16. #include <linux/io.h>
  17. #include <asm/io_apic.h>
  18. #include <asm/pci_x86.h>
  19. #include <asm/xen/hypervisor.h>
  20. #include <xen/features.h>
  21. #include <xen/events.h>
  22. #include <asm/xen/pci.h>
  23. static int xen_pcifront_enable_irq(struct pci_dev *dev)
  24. {
  25. int rc;
  26. int share = 1;
  27. int pirq;
  28. u8 gsi;
  29. rc = pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &gsi);
  30. if (rc < 0) {
  31. dev_warn(&dev->dev, "Xen PCI: failed to read interrupt line: %d\n",
  32. rc);
  33. return rc;
  34. }
  35. /* In PV DomU the Xen PCI backend puts the PIRQ in the interrupt line.*/
  36. pirq = gsi;
  37. if (gsi < NR_IRQS_LEGACY)
  38. share = 0;
  39. rc = xen_bind_pirq_gsi_to_irq(gsi, pirq, share, "pcifront");
  40. if (rc < 0) {
  41. dev_warn(&dev->dev, "Xen PCI: failed to bind GSI%d (PIRQ%d) to IRQ: %d\n",
  42. gsi, pirq, rc);
  43. return rc;
  44. }
  45. dev->irq = rc;
  46. dev_info(&dev->dev, "Xen PCI mapped GSI%d to IRQ%d\n", gsi, dev->irq);
  47. return 0;
  48. }
  49. #ifdef CONFIG_ACPI
  50. static int xen_register_pirq(u32 gsi, int gsi_override, int triggering,
  51. bool set_pirq)
  52. {
  53. int rc, pirq = -1, irq = -1;
  54. struct physdev_map_pirq map_irq;
  55. int shareable = 0;
  56. char *name;
  57. irq = xen_irq_from_gsi(gsi);
  58. if (irq > 0)
  59. return irq;
  60. if (set_pirq)
  61. pirq = gsi;
  62. map_irq.domid = DOMID_SELF;
  63. map_irq.type = MAP_PIRQ_TYPE_GSI;
  64. map_irq.index = gsi;
  65. map_irq.pirq = pirq;
  66. rc = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq, &map_irq);
  67. if (rc) {
  68. printk(KERN_WARNING "xen map irq failed %d\n", rc);
  69. return -1;
  70. }
  71. if (triggering == ACPI_EDGE_SENSITIVE) {
  72. shareable = 0;
  73. name = "ioapic-edge";
  74. } else {
  75. shareable = 1;
  76. name = "ioapic-level";
  77. }
  78. if (gsi_override >= 0)
  79. gsi = gsi_override;
  80. irq = xen_bind_pirq_gsi_to_irq(gsi, map_irq.pirq, shareable, name);
  81. if (irq < 0)
  82. goto out;
  83. printk(KERN_DEBUG "xen: --> pirq=%d -> irq=%d (gsi=%d)\n", map_irq.pirq, irq, gsi);
  84. out:
  85. return irq;
  86. }
  87. static int acpi_register_gsi_xen_hvm(struct device *dev, u32 gsi,
  88. int trigger, int polarity)
  89. {
  90. if (!xen_hvm_domain())
  91. return -1;
  92. return xen_register_pirq(gsi, -1 /* no GSI override */, trigger,
  93. false /* no mapping of GSI to PIRQ */);
  94. }
  95. #ifdef CONFIG_XEN_DOM0
  96. static int xen_register_gsi(u32 gsi, int gsi_override, int triggering, int polarity)
  97. {
  98. int rc, irq;
  99. struct physdev_setup_gsi setup_gsi;
  100. if (!xen_pv_domain())
  101. return -1;
  102. printk(KERN_DEBUG "xen: registering gsi %u triggering %d polarity %d\n",
  103. gsi, triggering, polarity);
  104. irq = xen_register_pirq(gsi, gsi_override, triggering, true);
  105. setup_gsi.gsi = gsi;
  106. setup_gsi.triggering = (triggering == ACPI_EDGE_SENSITIVE ? 0 : 1);
  107. setup_gsi.polarity = (polarity == ACPI_ACTIVE_HIGH ? 0 : 1);
  108. rc = HYPERVISOR_physdev_op(PHYSDEVOP_setup_gsi, &setup_gsi);
  109. if (rc == -EEXIST)
  110. printk(KERN_INFO "Already setup the GSI :%d\n", gsi);
  111. else if (rc) {
  112. printk(KERN_ERR "Failed to setup GSI :%d, err_code:%d\n",
  113. gsi, rc);
  114. }
  115. return irq;
  116. }
  117. static int acpi_register_gsi_xen(struct device *dev, u32 gsi,
  118. int trigger, int polarity)
  119. {
  120. return xen_register_gsi(gsi, -1 /* no GSI override */, trigger, polarity);
  121. }
  122. #endif
  123. #endif
  124. #if defined(CONFIG_PCI_MSI)
  125. #include <linux/msi.h>
  126. #include <asm/msidef.h>
  127. struct xen_pci_frontend_ops *xen_pci_frontend;
  128. EXPORT_SYMBOL_GPL(xen_pci_frontend);
  129. static int xen_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  130. {
  131. int irq, ret, i;
  132. struct msi_desc *msidesc;
  133. int *v;
  134. v = kzalloc(sizeof(int) * max(1, nvec), GFP_KERNEL);
  135. if (!v)
  136. return -ENOMEM;
  137. if (type == PCI_CAP_ID_MSIX)
  138. ret = xen_pci_frontend_enable_msix(dev, v, nvec);
  139. else
  140. ret = xen_pci_frontend_enable_msi(dev, v);
  141. if (ret)
  142. goto error;
  143. i = 0;
  144. list_for_each_entry(msidesc, &dev->msi_list, list) {
  145. irq = xen_bind_pirq_msi_to_irq(dev, msidesc, v[i], 0,
  146. (type == PCI_CAP_ID_MSIX) ?
  147. "pcifront-msi-x" :
  148. "pcifront-msi",
  149. DOMID_SELF);
  150. if (irq < 0) {
  151. ret = irq;
  152. goto free;
  153. }
  154. i++;
  155. }
  156. kfree(v);
  157. return 0;
  158. error:
  159. dev_err(&dev->dev, "Xen PCI frontend has not registered MSI/MSI-X support!\n");
  160. free:
  161. kfree(v);
  162. return ret;
  163. }
  164. #define XEN_PIRQ_MSI_DATA (MSI_DATA_TRIGGER_EDGE | \
  165. MSI_DATA_LEVEL_ASSERT | (3 << 8) | MSI_DATA_VECTOR(0))
  166. static void xen_msi_compose_msg(struct pci_dev *pdev, unsigned int pirq,
  167. struct msi_msg *msg)
  168. {
  169. /* We set vector == 0 to tell the hypervisor we don't care about it,
  170. * but we want a pirq setup instead.
  171. * We use the dest_id field to pass the pirq that we want. */
  172. msg->address_hi = MSI_ADDR_BASE_HI | MSI_ADDR_EXT_DEST_ID(pirq);
  173. msg->address_lo =
  174. MSI_ADDR_BASE_LO |
  175. MSI_ADDR_DEST_MODE_PHYSICAL |
  176. MSI_ADDR_REDIRECTION_CPU |
  177. MSI_ADDR_DEST_ID(pirq);
  178. msg->data = XEN_PIRQ_MSI_DATA;
  179. }
  180. static int xen_hvm_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  181. {
  182. int irq, pirq;
  183. struct msi_desc *msidesc;
  184. struct msi_msg msg;
  185. list_for_each_entry(msidesc, &dev->msi_list, list) {
  186. __read_msi_msg(msidesc, &msg);
  187. pirq = MSI_ADDR_EXT_DEST_ID(msg.address_hi) |
  188. ((msg.address_lo >> MSI_ADDR_DEST_ID_SHIFT) & 0xff);
  189. if (msg.data != XEN_PIRQ_MSI_DATA ||
  190. xen_irq_from_pirq(pirq) < 0) {
  191. pirq = xen_allocate_pirq_msi(dev, msidesc);
  192. if (pirq < 0) {
  193. irq = -ENODEV;
  194. goto error;
  195. }
  196. xen_msi_compose_msg(dev, pirq, &msg);
  197. __write_msi_msg(msidesc, &msg);
  198. dev_dbg(&dev->dev, "xen: msi bound to pirq=%d\n", pirq);
  199. } else {
  200. dev_dbg(&dev->dev,
  201. "xen: msi already bound to pirq=%d\n", pirq);
  202. }
  203. irq = xen_bind_pirq_msi_to_irq(dev, msidesc, pirq, 0,
  204. (type == PCI_CAP_ID_MSIX) ?
  205. "msi-x" : "msi",
  206. DOMID_SELF);
  207. if (irq < 0)
  208. goto error;
  209. dev_dbg(&dev->dev,
  210. "xen: msi --> pirq=%d --> irq=%d\n", pirq, irq);
  211. }
  212. return 0;
  213. error:
  214. dev_err(&dev->dev,
  215. "Xen PCI frontend has not registered MSI/MSI-X support!\n");
  216. return irq;
  217. }
  218. #ifdef CONFIG_XEN_DOM0
  219. static bool __read_mostly pci_seg_supported = true;
  220. static int xen_initdom_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
  221. {
  222. int ret = 0;
  223. struct msi_desc *msidesc;
  224. list_for_each_entry(msidesc, &dev->msi_list, list) {
  225. struct physdev_map_pirq map_irq;
  226. domid_t domid;
  227. domid = ret = xen_find_device_domain_owner(dev);
  228. /* N.B. Casting int's -ENODEV to uint16_t results in 0xFFED,
  229. * hence check ret value for < 0. */
  230. if (ret < 0)
  231. domid = DOMID_SELF;
  232. memset(&map_irq, 0, sizeof(map_irq));
  233. map_irq.domid = domid;
  234. map_irq.type = MAP_PIRQ_TYPE_MSI_SEG;
  235. map_irq.index = -1;
  236. map_irq.pirq = -1;
  237. map_irq.bus = dev->bus->number |
  238. (pci_domain_nr(dev->bus) << 16);
  239. map_irq.devfn = dev->devfn;
  240. if (type == PCI_CAP_ID_MSIX) {
  241. int pos;
  242. u32 table_offset, bir;
  243. pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
  244. pci_read_config_dword(dev, pos + PCI_MSIX_TABLE,
  245. &table_offset);
  246. bir = (u8)(table_offset & PCI_MSIX_FLAGS_BIRMASK);
  247. map_irq.table_base = pci_resource_start(dev, bir);
  248. map_irq.entry_nr = msidesc->msi_attrib.entry_nr;
  249. }
  250. ret = -EINVAL;
  251. if (pci_seg_supported)
  252. ret = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq,
  253. &map_irq);
  254. if (ret == -EINVAL && !pci_domain_nr(dev->bus)) {
  255. map_irq.type = MAP_PIRQ_TYPE_MSI;
  256. map_irq.index = -1;
  257. map_irq.pirq = -1;
  258. map_irq.bus = dev->bus->number;
  259. ret = HYPERVISOR_physdev_op(PHYSDEVOP_map_pirq,
  260. &map_irq);
  261. if (ret != -EINVAL)
  262. pci_seg_supported = false;
  263. }
  264. if (ret) {
  265. dev_warn(&dev->dev, "xen map irq failed %d for %d domain\n",
  266. ret, domid);
  267. goto out;
  268. }
  269. ret = xen_bind_pirq_msi_to_irq(dev, msidesc,
  270. map_irq.pirq, map_irq.index,
  271. (type == PCI_CAP_ID_MSIX) ?
  272. "msi-x" : "msi",
  273. domid);
  274. if (ret < 0)
  275. goto out;
  276. }
  277. ret = 0;
  278. out:
  279. return ret;
  280. }
  281. static void xen_initdom_restore_msi_irqs(struct pci_dev *dev, int irq)
  282. {
  283. int ret = 0;
  284. if (pci_seg_supported) {
  285. struct physdev_pci_device restore_ext;
  286. restore_ext.seg = pci_domain_nr(dev->bus);
  287. restore_ext.bus = dev->bus->number;
  288. restore_ext.devfn = dev->devfn;
  289. ret = HYPERVISOR_physdev_op(PHYSDEVOP_restore_msi_ext,
  290. &restore_ext);
  291. if (ret == -ENOSYS)
  292. pci_seg_supported = false;
  293. WARN(ret && ret != -ENOSYS, "restore_msi_ext -> %d\n", ret);
  294. }
  295. if (!pci_seg_supported) {
  296. struct physdev_restore_msi restore;
  297. restore.bus = dev->bus->number;
  298. restore.devfn = dev->devfn;
  299. ret = HYPERVISOR_physdev_op(PHYSDEVOP_restore_msi, &restore);
  300. WARN(ret && ret != -ENOSYS, "restore_msi -> %d\n", ret);
  301. }
  302. }
  303. #endif
  304. static void xen_teardown_msi_irqs(struct pci_dev *dev)
  305. {
  306. struct msi_desc *msidesc;
  307. msidesc = list_entry(dev->msi_list.next, struct msi_desc, list);
  308. if (msidesc->msi_attrib.is_msix)
  309. xen_pci_frontend_disable_msix(dev);
  310. else
  311. xen_pci_frontend_disable_msi(dev);
  312. /* Free the IRQ's and the msidesc using the generic code. */
  313. default_teardown_msi_irqs(dev);
  314. }
  315. static void xen_teardown_msi_irq(unsigned int irq)
  316. {
  317. xen_destroy_irq(irq);
  318. }
  319. #endif
  320. int __init pci_xen_init(void)
  321. {
  322. if (!xen_pv_domain() || xen_initial_domain())
  323. return -ENODEV;
  324. printk(KERN_INFO "PCI: setting up Xen PCI frontend stub\n");
  325. pcibios_set_cache_line_size();
  326. pcibios_enable_irq = xen_pcifront_enable_irq;
  327. pcibios_disable_irq = NULL;
  328. #ifdef CONFIG_ACPI
  329. /* Keep ACPI out of the picture */
  330. acpi_noirq = 1;
  331. #endif
  332. #ifdef CONFIG_PCI_MSI
  333. x86_msi.setup_msi_irqs = xen_setup_msi_irqs;
  334. x86_msi.teardown_msi_irq = xen_teardown_msi_irq;
  335. x86_msi.teardown_msi_irqs = xen_teardown_msi_irqs;
  336. #endif
  337. return 0;
  338. }
  339. int __init pci_xen_hvm_init(void)
  340. {
  341. if (!xen_have_vector_callback || !xen_feature(XENFEAT_hvm_pirqs))
  342. return 0;
  343. #ifdef CONFIG_ACPI
  344. /*
  345. * We don't want to change the actual ACPI delivery model,
  346. * just how GSIs get registered.
  347. */
  348. __acpi_register_gsi = acpi_register_gsi_xen_hvm;
  349. #endif
  350. #ifdef CONFIG_PCI_MSI
  351. x86_msi.setup_msi_irqs = xen_hvm_setup_msi_irqs;
  352. x86_msi.teardown_msi_irq = xen_teardown_msi_irq;
  353. #endif
  354. return 0;
  355. }
  356. #ifdef CONFIG_XEN_DOM0
  357. static __init void xen_setup_acpi_sci(void)
  358. {
  359. int rc;
  360. int trigger, polarity;
  361. int gsi = acpi_sci_override_gsi;
  362. int irq = -1;
  363. int gsi_override = -1;
  364. if (!gsi)
  365. return;
  366. rc = acpi_get_override_irq(gsi, &trigger, &polarity);
  367. if (rc) {
  368. printk(KERN_WARNING "xen: acpi_get_override_irq failed for acpi"
  369. " sci, rc=%d\n", rc);
  370. return;
  371. }
  372. trigger = trigger ? ACPI_LEVEL_SENSITIVE : ACPI_EDGE_SENSITIVE;
  373. polarity = polarity ? ACPI_ACTIVE_LOW : ACPI_ACTIVE_HIGH;
  374. printk(KERN_INFO "xen: sci override: global_irq=%d trigger=%d "
  375. "polarity=%d\n", gsi, trigger, polarity);
  376. /* Before we bind the GSI to a Linux IRQ, check whether
  377. * we need to override it with bus_irq (IRQ) value. Usually for
  378. * IRQs below IRQ_LEGACY_IRQ this holds IRQ == GSI, as so:
  379. * ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 low level)
  380. * but there are oddballs where the IRQ != GSI:
  381. * ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 20 low level)
  382. * which ends up being: gsi_to_irq[9] == 20
  383. * (which is what acpi_gsi_to_irq ends up calling when starting the
  384. * the ACPI interpreter and keels over since IRQ 9 has not been
  385. * setup as we had setup IRQ 20 for it).
  386. */
  387. if (acpi_gsi_to_irq(gsi, &irq) == 0) {
  388. /* Use the provided value if it's valid. */
  389. if (irq >= 0)
  390. gsi_override = irq;
  391. }
  392. gsi = xen_register_gsi(gsi, gsi_override, trigger, polarity);
  393. printk(KERN_INFO "xen: acpi sci %d\n", gsi);
  394. return;
  395. }
  396. int __init pci_xen_initial_domain(void)
  397. {
  398. int irq;
  399. #ifdef CONFIG_PCI_MSI
  400. x86_msi.setup_msi_irqs = xen_initdom_setup_msi_irqs;
  401. x86_msi.teardown_msi_irq = xen_teardown_msi_irq;
  402. x86_msi.restore_msi_irqs = xen_initdom_restore_msi_irqs;
  403. #endif
  404. xen_setup_acpi_sci();
  405. __acpi_register_gsi = acpi_register_gsi_xen;
  406. /* Pre-allocate legacy irqs */
  407. for (irq = 0; irq < NR_IRQS_LEGACY; irq++) {
  408. int trigger, polarity;
  409. if (acpi_get_override_irq(irq, &trigger, &polarity) == -1)
  410. continue;
  411. xen_register_pirq(irq, -1 /* no GSI override */,
  412. trigger ? ACPI_LEVEL_SENSITIVE : ACPI_EDGE_SENSITIVE,
  413. true /* Map GSI to PIRQ */);
  414. }
  415. if (0 == nr_ioapics) {
  416. for (irq = 0; irq < NR_IRQS_LEGACY; irq++)
  417. xen_bind_pirq_gsi_to_irq(irq, irq, 0, "xt-pic");
  418. }
  419. return 0;
  420. }
  421. struct xen_device_domain_owner {
  422. domid_t domain;
  423. struct pci_dev *dev;
  424. struct list_head list;
  425. };
  426. static DEFINE_SPINLOCK(dev_domain_list_spinlock);
  427. static struct list_head dev_domain_list = LIST_HEAD_INIT(dev_domain_list);
  428. static struct xen_device_domain_owner *find_device(struct pci_dev *dev)
  429. {
  430. struct xen_device_domain_owner *owner;
  431. list_for_each_entry(owner, &dev_domain_list, list) {
  432. if (owner->dev == dev)
  433. return owner;
  434. }
  435. return NULL;
  436. }
  437. int xen_find_device_domain_owner(struct pci_dev *dev)
  438. {
  439. struct xen_device_domain_owner *owner;
  440. int domain = -ENODEV;
  441. spin_lock(&dev_domain_list_spinlock);
  442. owner = find_device(dev);
  443. if (owner)
  444. domain = owner->domain;
  445. spin_unlock(&dev_domain_list_spinlock);
  446. return domain;
  447. }
  448. EXPORT_SYMBOL_GPL(xen_find_device_domain_owner);
  449. int xen_register_device_domain_owner(struct pci_dev *dev, uint16_t domain)
  450. {
  451. struct xen_device_domain_owner *owner;
  452. owner = kzalloc(sizeof(struct xen_device_domain_owner), GFP_KERNEL);
  453. if (!owner)
  454. return -ENODEV;
  455. spin_lock(&dev_domain_list_spinlock);
  456. if (find_device(dev)) {
  457. spin_unlock(&dev_domain_list_spinlock);
  458. kfree(owner);
  459. return -EEXIST;
  460. }
  461. owner->domain = domain;
  462. owner->dev = dev;
  463. list_add_tail(&owner->list, &dev_domain_list);
  464. spin_unlock(&dev_domain_list_spinlock);
  465. return 0;
  466. }
  467. EXPORT_SYMBOL_GPL(xen_register_device_domain_owner);
  468. int xen_unregister_device_domain_owner(struct pci_dev *dev)
  469. {
  470. struct xen_device_domain_owner *owner;
  471. spin_lock(&dev_domain_list_spinlock);
  472. owner = find_device(dev);
  473. if (!owner) {
  474. spin_unlock(&dev_domain_list_spinlock);
  475. return -ENODEV;
  476. }
  477. list_del(&owner->list);
  478. spin_unlock(&dev_domain_list_spinlock);
  479. kfree(owner);
  480. return 0;
  481. }
  482. EXPORT_SYMBOL_GPL(xen_unregister_device_domain_owner);
  483. #endif