barrier.h 891 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. /*
  2. * Copyright IBM Corp. 1999, 2009
  3. *
  4. * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>
  5. */
  6. #ifndef __ASM_BARRIER_H
  7. #define __ASM_BARRIER_H
  8. /*
  9. * Force strict CPU ordering.
  10. * And yes, this is required on UP too when we're talking
  11. * to devices.
  12. */
  13. static inline void mb(void)
  14. {
  15. #ifdef CONFIG_HAVE_MARCH_Z196_FEATURES
  16. /* Fast-BCR without checkpoint synchronization */
  17. asm volatile("bcr 14,0" : : : "memory");
  18. #else
  19. asm volatile("bcr 15,0" : : : "memory");
  20. #endif
  21. }
  22. #define rmb() mb()
  23. #define wmb() mb()
  24. #define read_barrier_depends() do { } while(0)
  25. #define smp_mb() mb()
  26. #define smp_rmb() rmb()
  27. #define smp_wmb() wmb()
  28. #define smp_read_barrier_depends() read_barrier_depends()
  29. #define smp_mb__before_clear_bit() smp_mb()
  30. #define smp_mb__after_clear_bit() smp_mb()
  31. #define set_mb(var, value) do { var = value; mb(); } while (0)
  32. #endif /* __ASM_BARRIER_H */