| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566 |
- /*
- * This file is subject to the terms and conditions of the GNU General Public
- * License. See the file "COPYING" in the main directory of this archive
- * for more details.
- *
- * Copyright (C) 2004-2008 Cavium Networks
- */
- #ifndef __OCTEON_IRQ_H__
- #define __OCTEON_IRQ_H__
- #define NR_IRQS OCTEON_IRQ_LAST
- #define MIPS_CPU_IRQ_BASE OCTEON_IRQ_SW0
- enum octeon_irq {
- /* 1 - 8 represent the 8 MIPS standard interrupt sources */
- OCTEON_IRQ_SW0 = 1,
- OCTEON_IRQ_SW1,
- /* CIU0, CUI2, CIU4 are 3, 4, 5 */
- OCTEON_IRQ_5 = 6,
- OCTEON_IRQ_PERF,
- OCTEON_IRQ_TIMER,
- /* sources in CIU_INTX_EN0 */
- OCTEON_IRQ_WORKQ0,
- OCTEON_IRQ_GPIO0 = OCTEON_IRQ_WORKQ0 + 16,
- OCTEON_IRQ_WDOG0 = OCTEON_IRQ_GPIO0 + 16,
- OCTEON_IRQ_WDOG15 = OCTEON_IRQ_WDOG0 + 15,
- OCTEON_IRQ_MBOX0 = OCTEON_IRQ_WDOG0 + 16,
- OCTEON_IRQ_MBOX1,
- OCTEON_IRQ_UART0,
- OCTEON_IRQ_UART1,
- OCTEON_IRQ_UART2,
- OCTEON_IRQ_PCI_INT0,
- OCTEON_IRQ_PCI_INT1,
- OCTEON_IRQ_PCI_INT2,
- OCTEON_IRQ_PCI_INT3,
- OCTEON_IRQ_PCI_MSI0,
- OCTEON_IRQ_PCI_MSI1,
- OCTEON_IRQ_PCI_MSI2,
- OCTEON_IRQ_PCI_MSI3,
- OCTEON_IRQ_TWSI,
- OCTEON_IRQ_TWSI2,
- OCTEON_IRQ_RML,
- OCTEON_IRQ_TIMER0,
- OCTEON_IRQ_TIMER1,
- OCTEON_IRQ_TIMER2,
- OCTEON_IRQ_TIMER3,
- OCTEON_IRQ_USB0,
- OCTEON_IRQ_USB1,
- OCTEON_IRQ_MII0,
- OCTEON_IRQ_MII1,
- OCTEON_IRQ_BOOTDMA,
- #ifndef CONFIG_PCI_MSI
- OCTEON_IRQ_LAST = 127
- #endif
- };
- #ifdef CONFIG_PCI_MSI
- /* 256 - 511 represent the MSI interrupts 0-255 */
- #define OCTEON_IRQ_MSI_BIT0 (256)
- #define OCTEON_IRQ_MSI_LAST (OCTEON_IRQ_MSI_BIT0 + 255)
- #define OCTEON_IRQ_LAST (OCTEON_IRQ_MSI_LAST + 1)
- #endif
- #endif
|
