sleep.S 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * arch/arm/mach-tegra/sleep.S
  3. *
  4. * Copyright (c) 2010-2011, NVIDIA Corporation.
  5. * Copyright (c) 2011, Google, Inc.
  6. *
  7. * Author: Colin Cross <ccross@android.com>
  8. * Gary King <gking@nvidia.com>
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful, but WITHOUT
  16. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  17. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  18. * more details.
  19. *
  20. * You should have received a copy of the GNU General Public License along
  21. * with this program; if not, write to the Free Software Foundation, Inc.,
  22. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
  23. */
  24. #include <linux/linkage.h>
  25. #include <asm/assembler.h>
  26. #include <mach/iomap.h>
  27. #include "flowctrl.h"
  28. #define TEGRA_FLOW_CTRL_VIRT (TEGRA_FLOW_CTRL_BASE - IO_PPSB_PHYS \
  29. + IO_PPSB_VIRT)
  30. /* returns the offset of the flow controller halt register for a cpu */
  31. .macro cpu_to_halt_reg rd, rcpu
  32. cmp \rcpu, #0
  33. subne \rd, \rcpu, #1
  34. movne \rd, \rd, lsl #3
  35. addne \rd, \rd, #0x14
  36. moveq \rd, #0
  37. .endm
  38. /* returns the offset of the flow controller csr register for a cpu */
  39. .macro cpu_to_csr_reg rd, rcpu
  40. cmp \rcpu, #0
  41. subne \rd, \rcpu, #1
  42. movne \rd, \rd, lsl #3
  43. addne \rd, \rd, #0x18
  44. moveq \rd, #8
  45. .endm
  46. /* returns the ID of the current processor */
  47. .macro cpu_id, rd
  48. mrc p15, 0, \rd, c0, c0, 5
  49. and \rd, \rd, #0xF
  50. .endm
  51. /* loads a 32-bit value into a register without a data access */
  52. .macro mov32, reg, val
  53. movw \reg, #:lower16:\val
  54. movt \reg, #:upper16:\val
  55. .endm