| 1234567891011121314151617181920212223242526272829303132 |
- /*
- * Header file for the Atmel RAM Controller
- *
- * Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
- *
- * Under GPLv2 only
- */
- #ifndef __AT91_RAMC_H__
- #define __AT91_RAMC_H__
- #ifndef __ASSEMBLY__
- extern void __iomem *at91_ramc_base[];
- #define at91_ramc_read(id, field) \
- __raw_readl(at91_ramc_base[id] + field)
- #define at91_ramc_write(id, field, value) \
- __raw_writel(value, at91_ramc_base[id] + field)
- #else
- .extern at91_ramc_base
- #endif
- #define AT91_MEMCTRL_MC 0
- #define AT91_MEMCTRL_SDRAMC 1
- #define AT91_MEMCTRL_DDRSDR 2
- #include <mach/at91rm9200_sdramc.h>
- #include <mach/at91sam9_ddrsdr.h>
- #include <mach/at91sam9_sdramc.h>
- #endif /* __AT91_RAMC_H__ */
|
