spear310-evb.dts 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188
  1. /*
  2. * DTS file for SPEAr310 Evaluation Baord
  3. *
  4. * Copyright 2012 Viresh Kumar <viresh.linux@gmail.com>
  5. *
  6. * The code contained herein is licensed under the GNU General Public
  7. * License. You may obtain a copy of the GNU General Public License
  8. * Version 2 or later at the following locations:
  9. *
  10. * http://www.opensource.org/licenses/gpl-license.html
  11. * http://www.gnu.org/copyleft/gpl.html
  12. */
  13. /dts-v1/;
  14. /include/ "spear310.dtsi"
  15. / {
  16. model = "ST SPEAr310 Evaluation Board";
  17. compatible = "st,spear310-evb", "st,spear310";
  18. #address-cells = <1>;
  19. #size-cells = <1>;
  20. memory {
  21. reg = <0 0x40000000>;
  22. };
  23. ahb {
  24. pinmux@b4000000 {
  25. pinctrl-names = "default";
  26. pinctrl-0 = <&state_default>;
  27. state_default: pinmux {
  28. gpio0 {
  29. st,pins = "gpio0_pin0_grp",
  30. "gpio0_pin1_grp",
  31. "gpio0_pin2_grp",
  32. "gpio0_pin3_grp",
  33. "gpio0_pin4_grp",
  34. "gpio0_pin5_grp";
  35. st,function = "gpio0";
  36. };
  37. i2c0 {
  38. st,pins = "i2c0_grp";
  39. st,function = "i2c0";
  40. };
  41. mii0 {
  42. st,pins = "mii0_grp";
  43. st,function = "mii0";
  44. };
  45. ssp0 {
  46. st,pins = "ssp0_grp";
  47. st,function = "ssp0";
  48. };
  49. uart0 {
  50. st,pins = "uart0_grp";
  51. st,function = "uart0";
  52. };
  53. emi {
  54. st,pins = "emi_cs_0_to_5_grp";
  55. st,function = "emi";
  56. };
  57. fsmc {
  58. st,pins = "fsmc_grp";
  59. st,function = "fsmc";
  60. };
  61. uart1 {
  62. st,pins = "uart1_grp";
  63. st,function = "uart1";
  64. };
  65. uart2 {
  66. st,pins = "uart2_grp";
  67. st,function = "uart2";
  68. };
  69. uart3 {
  70. st,pins = "uart3_grp";
  71. st,function = "uart3";
  72. };
  73. uart4 {
  74. st,pins = "uart4_grp";
  75. st,function = "uart4";
  76. };
  77. uart5 {
  78. st,pins = "uart5_grp";
  79. st,function = "uart5";
  80. };
  81. };
  82. };
  83. dma@fc400000 {
  84. status = "okay";
  85. };
  86. fsmc: flash@44000000 {
  87. status = "okay";
  88. };
  89. gmac: eth@e0800000 {
  90. status = "okay";
  91. };
  92. smi: flash@fc000000 {
  93. status = "okay";
  94. clock-rate=<50000000>;
  95. flash@f8000000 {
  96. #address-cells = <1>;
  97. #size-cells = <1>;
  98. reg = <0xf8000000 0x800000>;
  99. st,smi-fast-mode;
  100. partition@0 {
  101. label = "xloader";
  102. reg = <0x0 0x10000>;
  103. };
  104. partition@10000 {
  105. label = "u-boot";
  106. reg = <0x10000 0x40000>;
  107. };
  108. partition@50000 {
  109. label = "linux";
  110. reg = <0x50000 0x2c0000>;
  111. };
  112. partition@310000 {
  113. label = "rootfs";
  114. reg = <0x310000 0x4f0000>;
  115. };
  116. };
  117. };
  118. spi0: spi@d0100000 {
  119. status = "okay";
  120. };
  121. ehci@e1800000 {
  122. status = "okay";
  123. };
  124. ohci@e1900000 {
  125. status = "okay";
  126. };
  127. ohci@e2100000 {
  128. status = "okay";
  129. };
  130. apb {
  131. gpio0: gpio@fc980000 {
  132. status = "okay";
  133. };
  134. i2c0: i2c@d0180000 {
  135. status = "okay";
  136. };
  137. rtc@fc900000 {
  138. status = "okay";
  139. };
  140. serial@d0000000 {
  141. status = "okay";
  142. };
  143. serial@b2000000 {
  144. status = "okay";
  145. };
  146. serial@b2080000 {
  147. status = "okay";
  148. };
  149. serial@b2100000 {
  150. status = "okay";
  151. };
  152. serial@b2180000 {
  153. status = "okay";
  154. };
  155. serial@b2200000 {
  156. status = "okay";
  157. };
  158. wdt@fc880000 {
  159. status = "okay";
  160. };
  161. };
  162. };
  163. };