omap2.dtsi 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /*
  2. * Device Tree Source for OMAP2 SoC
  3. *
  4. * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. compatible = "ti,omap2430", "ti,omap2420", "ti,omap2";
  13. aliases {
  14. serial0 = &uart1;
  15. serial1 = &uart2;
  16. serial2 = &uart3;
  17. };
  18. cpus {
  19. cpu@0 {
  20. compatible = "arm,arm1136jf-s";
  21. };
  22. };
  23. soc {
  24. compatible = "ti,omap-infra";
  25. mpu {
  26. compatible = "ti,omap2-mpu";
  27. ti,hwmods = "mpu";
  28. };
  29. };
  30. ocp {
  31. compatible = "simple-bus";
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. ranges;
  35. ti,hwmods = "l3_main";
  36. intc: interrupt-controller@1 {
  37. compatible = "ti,omap2-intc";
  38. interrupt-controller;
  39. #interrupt-cells = <1>;
  40. ti,intc-size = <96>;
  41. reg = <0x480FE000 0x1000>;
  42. };
  43. uart1: serial@4806a000 {
  44. compatible = "ti,omap2-uart";
  45. ti,hwmods = "uart1";
  46. clock-frequency = <48000000>;
  47. };
  48. uart2: serial@4806c000 {
  49. compatible = "ti,omap2-uart";
  50. ti,hwmods = "uart2";
  51. clock-frequency = <48000000>;
  52. };
  53. uart3: serial@4806e000 {
  54. compatible = "ti,omap2-uart";
  55. ti,hwmods = "uart3";
  56. clock-frequency = <48000000>;
  57. };
  58. };
  59. };