emev2.dtsi 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /*
  2. * Device Tree Source for the EMEV2 SoC
  3. *
  4. * Copyright (C) 2012 Renesas Solutions Corp.
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. compatible = "renesas,emev2";
  13. interrupt-parent = <&gic>;
  14. cpus {
  15. cpu@0 {
  16. compatible = "arm,cortex-a9";
  17. };
  18. cpu@1 {
  19. compatible = "arm,cortex-a9";
  20. };
  21. };
  22. gic: interrupt-controller@e0020000 {
  23. compatible = "arm,cortex-a9-gic";
  24. interrupt-controller;
  25. #interrupt-cells = <3>;
  26. reg = <0xe0028000 0x1000>,
  27. <0xe0020000 0x0100>;
  28. };
  29. sti@e0180000 {
  30. compatible = "renesas,em-sti";
  31. reg = <0xe0180000 0x54>;
  32. interrupts = <0 125 0>;
  33. };
  34. uart@e1020000 {
  35. compatible = "renesas,em-uart";
  36. reg = <0xe1020000 0x38>;
  37. interrupts = <0 8 0>;
  38. };
  39. uart@e1030000 {
  40. compatible = "renesas,em-uart";
  41. reg = <0xe1030000 0x38>;
  42. interrupts = <0 9 0>;
  43. };
  44. uart@e1040000 {
  45. compatible = "renesas,em-uart";
  46. reg = <0xe1040000 0x38>;
  47. interrupts = <0 10 0>;
  48. };
  49. uart@e1050000 {
  50. compatible = "renesas,em-uart";
  51. reg = <0xe1050000 0x38>;
  52. interrupts = <0 11 0>;
  53. };
  54. };