db8500.dtsi 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592
  1. /*
  2. * Copyright 2012 Linaro Ltd
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /include/ "skeleton.dtsi"
  12. / {
  13. soc-u9500 {
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. compatible = "stericsson,db8500";
  17. interrupt-parent = <&intc>;
  18. ranges;
  19. intc: interrupt-controller@a0411000 {
  20. compatible = "arm,cortex-a9-gic";
  21. #interrupt-cells = <3>;
  22. #address-cells = <1>;
  23. interrupt-controller;
  24. reg = <0xa0411000 0x1000>,
  25. <0xa0410100 0x100>;
  26. };
  27. L2: l2-cache {
  28. compatible = "arm,pl310-cache";
  29. reg = <0xa0412000 0x1000>;
  30. interrupts = <0 13 4>;
  31. cache-unified;
  32. cache-level = <2>;
  33. };
  34. pmu {
  35. compatible = "arm,cortex-a9-pmu";
  36. interrupts = <0 7 0x4>;
  37. };
  38. timer@a0410600 {
  39. compatible = "arm,cortex-a9-twd-timer";
  40. reg = <0xa0410600 0x20>;
  41. interrupts = <1 13 0x304>;
  42. };
  43. rtc@80154000 {
  44. compatible = "arm,rtc-pl031", "arm,primecell";
  45. reg = <0x80154000 0x1000>;
  46. interrupts = <0 18 0x4>;
  47. };
  48. gpio0: gpio@8012e000 {
  49. compatible = "stericsson,db8500-gpio",
  50. "st,nomadik-gpio";
  51. reg = <0x8012e000 0x80>;
  52. interrupts = <0 119 0x4>;
  53. interrupt-controller;
  54. #interrupt-cells = <2>;
  55. st,supports-sleepmode;
  56. gpio-controller;
  57. #gpio-cells = <2>;
  58. gpio-bank = <0>;
  59. };
  60. gpio1: gpio@8012e080 {
  61. compatible = "stericsson,db8500-gpio",
  62. "st,nomadik-gpio";
  63. reg = <0x8012e080 0x80>;
  64. interrupts = <0 120 0x4>;
  65. interrupt-controller;
  66. #interrupt-cells = <2>;
  67. st,supports-sleepmode;
  68. gpio-controller;
  69. #gpio-cells = <2>;
  70. gpio-bank = <1>;
  71. };
  72. gpio2: gpio@8000e000 {
  73. compatible = "stericsson,db8500-gpio",
  74. "st,nomadik-gpio";
  75. reg = <0x8000e000 0x80>;
  76. interrupts = <0 121 0x4>;
  77. interrupt-controller;
  78. #interrupt-cells = <2>;
  79. st,supports-sleepmode;
  80. gpio-controller;
  81. #gpio-cells = <2>;
  82. gpio-bank = <2>;
  83. };
  84. gpio3: gpio@8000e080 {
  85. compatible = "stericsson,db8500-gpio",
  86. "st,nomadik-gpio";
  87. reg = <0x8000e080 0x80>;
  88. interrupts = <0 122 0x4>;
  89. interrupt-controller;
  90. #interrupt-cells = <2>;
  91. st,supports-sleepmode;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. gpio-bank = <3>;
  95. };
  96. gpio4: gpio@8000e100 {
  97. compatible = "stericsson,db8500-gpio",
  98. "st,nomadik-gpio";
  99. reg = <0x8000e100 0x80>;
  100. interrupts = <0 123 0x4>;
  101. interrupt-controller;
  102. #interrupt-cells = <2>;
  103. st,supports-sleepmode;
  104. gpio-controller;
  105. #gpio-cells = <2>;
  106. gpio-bank = <4>;
  107. };
  108. gpio5: gpio@8000e180 {
  109. compatible = "stericsson,db8500-gpio",
  110. "st,nomadik-gpio";
  111. reg = <0x8000e180 0x80>;
  112. interrupts = <0 124 0x4>;
  113. interrupt-controller;
  114. #interrupt-cells = <2>;
  115. st,supports-sleepmode;
  116. gpio-controller;
  117. #gpio-cells = <2>;
  118. gpio-bank = <5>;
  119. };
  120. gpio6: gpio@8011e000 {
  121. compatible = "stericsson,db8500-gpio",
  122. "st,nomadik-gpio";
  123. reg = <0x8011e000 0x80>;
  124. interrupts = <0 125 0x4>;
  125. interrupt-controller;
  126. #interrupt-cells = <2>;
  127. st,supports-sleepmode;
  128. gpio-controller;
  129. #gpio-cells = <2>;
  130. gpio-bank = <6>;
  131. };
  132. gpio7: gpio@8011e080 {
  133. compatible = "stericsson,db8500-gpio",
  134. "st,nomadik-gpio";
  135. reg = <0x8011e080 0x80>;
  136. interrupts = <0 126 0x4>;
  137. interrupt-controller;
  138. #interrupt-cells = <2>;
  139. st,supports-sleepmode;
  140. gpio-controller;
  141. #gpio-cells = <2>;
  142. gpio-bank = <7>;
  143. };
  144. gpio8: gpio@a03fe000 {
  145. compatible = "stericsson,db8500-gpio",
  146. "st,nomadik-gpio";
  147. reg = <0xa03fe000 0x80>;
  148. interrupts = <0 127 0x4>;
  149. interrupt-controller;
  150. #interrupt-cells = <2>;
  151. st,supports-sleepmode;
  152. gpio-controller;
  153. #gpio-cells = <2>;
  154. gpio-bank = <8>;
  155. };
  156. pinctrl {
  157. compatible = "stericsson,nmk_pinctrl";
  158. };
  159. usb@a03e0000 {
  160. compatible = "stericsson,db8500-musb",
  161. "mentor,musb";
  162. reg = <0xa03e0000 0x10000>;
  163. interrupts = <0 23 0x4>;
  164. };
  165. dma-controller@801C0000 {
  166. compatible = "stericsson,db8500-dma40",
  167. "stericsson,dma40";
  168. reg = <0x801C0000 0x1000 0x40010000 0x800>;
  169. interrupts = <0 25 0x4>;
  170. };
  171. prcmu@80157000 {
  172. compatible = "stericsson,db8500-prcmu";
  173. reg = <0x80157000 0x1000>;
  174. interrupts = <0 47 0x4>;
  175. #address-cells = <1>;
  176. #size-cells = <1>;
  177. ranges;
  178. prcmu-timer-4@80157450 {
  179. compatible = "stericsson,db8500-prcmu-timer-4";
  180. reg = <0x80157450 0xC>;
  181. };
  182. db8500-prcmu-regulators {
  183. compatible = "stericsson,db8500-prcmu-regulator";
  184. // DB8500_REGULATOR_VAPE
  185. db8500_vape_reg: db8500_vape {
  186. regulator-compatible = "db8500_vape";
  187. regulator-name = "db8500-vape";
  188. regulator-always-on;
  189. };
  190. // DB8500_REGULATOR_VARM
  191. db8500_varm_reg: db8500_varm {
  192. regulator-compatible = "db8500_varm";
  193. regulator-name = "db8500-varm";
  194. };
  195. // DB8500_REGULATOR_VMODEM
  196. db8500_vmodem_reg: db8500_vmodem {
  197. regulator-compatible = "db8500_vmodem";
  198. regulator-name = "db8500-vmodem";
  199. };
  200. // DB8500_REGULATOR_VPLL
  201. db8500_vpll_reg: db8500_vpll {
  202. regulator-compatible = "db8500_vpll";
  203. regulator-name = "db8500-vpll";
  204. };
  205. // DB8500_REGULATOR_VSMPS1
  206. db8500_vsmps1_reg: db8500_vsmps1 {
  207. regulator-compatible = "db8500_vsmps1";
  208. regulator-name = "db8500-vsmps1";
  209. };
  210. // DB8500_REGULATOR_VSMPS2
  211. db8500_vsmps2_reg: db8500_vsmps2 {
  212. regulator-compatible = "db8500_vsmps2";
  213. regulator-name = "db8500-vsmps2";
  214. };
  215. // DB8500_REGULATOR_VSMPS3
  216. db8500_vsmps3_reg: db8500_vsmps3 {
  217. regulator-compatible = "db8500_vsmps3";
  218. regulator-name = "db8500-vsmps3";
  219. };
  220. // DB8500_REGULATOR_VRF1
  221. db8500_vrf1_reg: db8500_vrf1 {
  222. regulator-compatible = "db8500_vrf1";
  223. regulator-name = "db8500-vrf1";
  224. };
  225. // DB8500_REGULATOR_SWITCH_SVAMMDSP
  226. db8500_sva_mmdsp_reg: db8500_sva_mmdsp {
  227. regulator-compatible = "db8500_sva_mmdsp";
  228. regulator-name = "db8500-sva-mmdsp";
  229. };
  230. // DB8500_REGULATOR_SWITCH_SVAMMDSPRET
  231. db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret {
  232. regulator-compatible = "db8500_sva_mmdsp_ret";
  233. regulator-name = "db8500-sva-mmdsp-ret";
  234. };
  235. // DB8500_REGULATOR_SWITCH_SVAPIPE
  236. db8500_sva_pipe_reg: db8500_sva_pipe {
  237. regulator-compatible = "db8500_sva_pipe";
  238. regulator-name = "db8500_sva_pipe";
  239. };
  240. // DB8500_REGULATOR_SWITCH_SIAMMDSP
  241. db8500_sia_mmdsp_reg: db8500_sia_mmdsp {
  242. regulator-compatible = "db8500_sia_mmdsp";
  243. regulator-name = "db8500_sia_mmdsp";
  244. };
  245. // DB8500_REGULATOR_SWITCH_SIAMMDSPRET
  246. db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret {
  247. regulator-name = "db8500-sia-mmdsp-ret";
  248. };
  249. // DB8500_REGULATOR_SWITCH_SIAPIPE
  250. db8500_sia_pipe_reg: db8500_sia_pipe {
  251. regulator-compatible = "db8500_sia_pipe";
  252. regulator-name = "db8500-sia-pipe";
  253. };
  254. // DB8500_REGULATOR_SWITCH_SGA
  255. db8500_sga_reg: db8500_sga {
  256. regulator-compatible = "db8500_sga";
  257. regulator-name = "db8500-sga";
  258. vin-supply = <&db8500_vape_reg>;
  259. };
  260. // DB8500_REGULATOR_SWITCH_B2R2_MCDE
  261. db8500_b2r2_mcde_reg: db8500_b2r2_mcde {
  262. regulator-compatible = "db8500_b2r2_mcde";
  263. regulator-name = "db8500-b2r2-mcde";
  264. vin-supply = <&db8500_vape_reg>;
  265. };
  266. // DB8500_REGULATOR_SWITCH_ESRAM12
  267. db8500_esram12_reg: db8500_esram12 {
  268. regulator-compatible = "db8500_esram12";
  269. regulator-name = "db8500-esram12";
  270. };
  271. // DB8500_REGULATOR_SWITCH_ESRAM12RET
  272. db8500_esram12_ret_reg: db8500_esram12_ret {
  273. regulator-compatible = "db8500_esram12_ret";
  274. regulator-name = "db8500-esram12-ret";
  275. };
  276. // DB8500_REGULATOR_SWITCH_ESRAM34
  277. db8500_esram34_reg: db8500_esram34 {
  278. regulator-compatible = "db8500_esram34";
  279. regulator-name = "db8500-esram34";
  280. };
  281. // DB8500_REGULATOR_SWITCH_ESRAM34RET
  282. db8500_esram34_ret_reg: db8500_esram34_ret {
  283. regulator-compatible = "db8500_esram34_ret";
  284. regulator-name = "db8500-esram34-ret";
  285. };
  286. };
  287. ab8500@5 {
  288. compatible = "stericsson,ab8500";
  289. reg = <5>; /* mailbox 5 is i2c */
  290. interrupts = <0 40 0x4>;
  291. interrupt-controller;
  292. #interrupt-cells = <2>;
  293. ab8500-rtc {
  294. compatible = "stericsson,ab8500-rtc";
  295. interrupts = <17 0x4
  296. 18 0x4>;
  297. interrupt-names = "60S", "ALARM";
  298. };
  299. ab8500-gpadc {
  300. compatible = "stericsson,ab8500-gpadc";
  301. interrupts = <32 0x4
  302. 39 0x4>;
  303. interrupt-names = "HW_CONV_END", "SW_CONV_END";
  304. vddadc-supply = <&ab8500_ldo_tvout_reg>;
  305. };
  306. ab8500-usb {
  307. compatible = "stericsson,ab8500-usb";
  308. interrupts = < 90 0x4
  309. 96 0x4
  310. 14 0x4
  311. 15 0x4
  312. 79 0x4
  313. 74 0x4
  314. 75 0x4>;
  315. interrupt-names = "ID_WAKEUP_R",
  316. "ID_WAKEUP_F",
  317. "VBUS_DET_F",
  318. "VBUS_DET_R",
  319. "USB_LINK_STATUS",
  320. "USB_ADP_PROBE_PLUG",
  321. "USB_ADP_PROBE_UNPLUG";
  322. vddulpivio18-supply = <&ab8500_ldo_initcore_reg>;
  323. v-ape-supply = <&db8500_vape_reg>;
  324. musb_1v8-supply = <&db8500_vsmps2_reg>;
  325. };
  326. ab8500-ponkey {
  327. compatible = "stericsson,ab8500-ponkey";
  328. interrupts = <6 0x4
  329. 7 0x4>;
  330. interrupt-names = "ONKEY_DBF", "ONKEY_DBR";
  331. };
  332. ab8500-sysctrl {
  333. compatible = "stericsson,ab8500-sysctrl";
  334. };
  335. ab8500-pwm {
  336. compatible = "stericsson,ab8500-pwm";
  337. };
  338. ab8500-debugfs {
  339. compatible = "stericsson,ab8500-debug";
  340. };
  341. ab8500-regulators {
  342. compatible = "stericsson,ab8500-regulator";
  343. // supplies to the display/camera
  344. ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
  345. regulator-compatible = "ab8500_ldo_aux1";
  346. regulator-name = "V-DISPLAY";
  347. regulator-min-microvolt = <2500000>;
  348. regulator-max-microvolt = <2900000>;
  349. regulator-boot-on;
  350. /* BUG: If turned off MMC will be affected. */
  351. regulator-always-on;
  352. };
  353. // supplies to the on-board eMMC
  354. ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {
  355. regulator-compatible = "ab8500_ldo_aux2";
  356. regulator-name = "V-eMMC1";
  357. regulator-min-microvolt = <1100000>;
  358. regulator-max-microvolt = <3300000>;
  359. };
  360. // supply for VAUX3; SDcard slots
  361. ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {
  362. regulator-compatible = "ab8500_ldo_aux3";
  363. regulator-name = "V-MMC-SD";
  364. regulator-min-microvolt = <1100000>;
  365. regulator-max-microvolt = <3300000>;
  366. };
  367. // supply for v-intcore12; VINTCORE12 LDO
  368. ab8500_ldo_initcore_reg: ab8500_ldo_initcore {
  369. regulator-compatible = "ab8500_ldo_initcore";
  370. regulator-name = "V-INTCORE";
  371. };
  372. // supply for tvout; gpadc; TVOUT LDO
  373. ab8500_ldo_tvout_reg: ab8500_ldo_tvout {
  374. regulator-compatible = "ab8500_ldo_tvout";
  375. regulator-name = "V-TVOUT";
  376. };
  377. // supply for ab8500-usb; USB LDO
  378. ab8500_ldo_usb_reg: ab8500_ldo_usb {
  379. regulator-compatible = "ab8500_ldo_usb";
  380. regulator-name = "dummy";
  381. };
  382. // supply for ab8500-vaudio; VAUDIO LDO
  383. ab8500_ldo_audio_reg: ab8500_ldo_audio {
  384. regulator-compatible = "ab8500_ldo_audio";
  385. regulator-name = "V-AUD";
  386. };
  387. // supply for v-anamic1 VAMic1-LDO
  388. ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {
  389. regulator-compatible = "ab8500_ldo_anamic1";
  390. regulator-name = "V-AMIC1";
  391. };
  392. // supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1
  393. ab8500_ldo_amamic2_reg: ab8500_ldo_amamic2 {
  394. regulator-compatible = "ab8500_ldo_amamic2";
  395. regulator-name = "V-AMIC2";
  396. };
  397. // supply for v-dmic; VDMIC LDO
  398. ab8500_ldo_dmic_reg: ab8500_ldo_dmic {
  399. regulator-compatible = "ab8500_ldo_dmic";
  400. regulator-name = "V-DMIC";
  401. };
  402. // supply for U8500 CSI/DSI; VANA LDO
  403. ab8500_ldo_ana_reg: ab8500_ldo_ana {
  404. regulator-compatible = "ab8500_ldo_ana";
  405. regulator-name = "V-CSI/DSI";
  406. };
  407. };
  408. };
  409. };
  410. i2c@80004000 {
  411. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  412. reg = <0x80004000 0x1000>;
  413. interrupts = <0 21 0x4>;
  414. #address-cells = <1>;
  415. #size-cells = <0>;
  416. };
  417. i2c@80122000 {
  418. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  419. reg = <0x80122000 0x1000>;
  420. interrupts = <0 22 0x4>;
  421. #address-cells = <1>;
  422. #size-cells = <0>;
  423. };
  424. i2c@80128000 {
  425. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  426. reg = <0x80128000 0x1000>;
  427. interrupts = <0 55 0x4>;
  428. #address-cells = <1>;
  429. #size-cells = <0>;
  430. };
  431. i2c@80110000 {
  432. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  433. reg = <0x80110000 0x1000>;
  434. interrupts = <0 12 0x4>;
  435. #address-cells = <1>;
  436. #size-cells = <0>;
  437. };
  438. i2c@8012a000 {
  439. compatible = "stericsson,db8500-i2c", "st,nomadik-i2c";
  440. reg = <0x8012a000 0x1000>;
  441. interrupts = <0 51 0x4>;
  442. #address-cells = <1>;
  443. #size-cells = <0>;
  444. };
  445. ssp@80002000 {
  446. compatible = "arm,pl022", "arm,primecell";
  447. reg = <80002000 0x1000>;
  448. interrupts = <0 14 0x4>;
  449. #address-cells = <1>;
  450. #size-cells = <0>;
  451. status = "disabled";
  452. // Add one of these for each child device
  453. cs-gpios = <&gpio0 31 0x4 &gpio4 14 0x4 &gpio4 16 0x4
  454. &gpio6 22 0x4 &gpio7 0 0x4>;
  455. };
  456. uart@80120000 {
  457. compatible = "arm,pl011", "arm,primecell";
  458. reg = <0x80120000 0x1000>;
  459. interrupts = <0 11 0x4>;
  460. status = "disabled";
  461. };
  462. uart@80121000 {
  463. compatible = "arm,pl011", "arm,primecell";
  464. reg = <0x80121000 0x1000>;
  465. interrupts = <0 19 0x4>;
  466. status = "disabled";
  467. };
  468. uart@80007000 {
  469. compatible = "arm,pl011", "arm,primecell";
  470. reg = <0x80007000 0x1000>;
  471. interrupts = <0 26 0x4>;
  472. status = "disabled";
  473. };
  474. sdi@80126000 {
  475. compatible = "arm,pl18x", "arm,primecell";
  476. reg = <0x80126000 0x1000>;
  477. interrupts = <0 60 0x4>;
  478. status = "disabled";
  479. };
  480. sdi@80118000 {
  481. compatible = "arm,pl18x", "arm,primecell";
  482. reg = <0x80118000 0x1000>;
  483. interrupts = <0 50 0x4>;
  484. status = "disabled";
  485. };
  486. sdi@80005000 {
  487. compatible = "arm,pl18x", "arm,primecell";
  488. reg = <0x80005000 0x1000>;
  489. interrupts = <0 41 0x4>;
  490. status = "disabled";
  491. };
  492. sdi@80119000 {
  493. compatible = "arm,pl18x", "arm,primecell";
  494. reg = <0x80119000 0x1000>;
  495. interrupts = <0 59 0x4>;
  496. status = "disabled";
  497. };
  498. sdi@80114000 {
  499. compatible = "arm,pl18x", "arm,primecell";
  500. reg = <0x80114000 0x1000>;
  501. interrupts = <0 99 0x4>;
  502. status = "disabled";
  503. };
  504. sdi@80008000 {
  505. compatible = "arm,pl18x", "arm,primecell";
  506. reg = <0x80114000 0x1000>;
  507. interrupts = <0 100 0x4>;
  508. status = "disabled";
  509. };
  510. external-bus@50000000 {
  511. compatible = "simple-bus";
  512. reg = <0x50000000 0x4000000>;
  513. #address-cells = <1>;
  514. #size-cells = <1>;
  515. ranges = <0 0x50000000 0x4000000>;
  516. status = "disabled";
  517. };
  518. };
  519. };