iwl-agn.c 105 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/slab.h>
  34. #include <linux/dma-mapping.h>
  35. #include <linux/delay.h>
  36. #include <linux/sched.h>
  37. #include <linux/skbuff.h>
  38. #include <linux/netdevice.h>
  39. #include <linux/wireless.h>
  40. #include <linux/firmware.h>
  41. #include <linux/etherdevice.h>
  42. #include <linux/if_arp.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-agn-calib.h"
  52. #include "iwl-agn.h"
  53. #include "iwl-pci.h"
  54. #include "iwl-trans.h"
  55. /******************************************************************************
  56. *
  57. * module boiler plate
  58. *
  59. ******************************************************************************/
  60. /*
  61. * module name, copyright, version, etc.
  62. */
  63. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  64. #ifdef CONFIG_IWLWIFI_DEBUG
  65. #define VD "d"
  66. #else
  67. #define VD
  68. #endif
  69. #define DRV_VERSION IWLWIFI_VERSION VD
  70. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  71. MODULE_VERSION(DRV_VERSION);
  72. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  73. MODULE_LICENSE("GPL");
  74. static int iwlagn_ant_coupling;
  75. static bool iwlagn_bt_ch_announce = 1;
  76. void iwl_update_chain_flags(struct iwl_priv *priv)
  77. {
  78. struct iwl_rxon_context *ctx;
  79. for_each_context(priv, ctx) {
  80. iwlagn_set_rxon_chain(priv, ctx);
  81. if (ctx->active.rx_chain != ctx->staging.rx_chain)
  82. iwlagn_commit_rxon(priv, ctx);
  83. }
  84. }
  85. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  86. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  87. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  88. u8 *beacon, u32 frame_size)
  89. {
  90. u16 tim_idx;
  91. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  92. /*
  93. * The index is relative to frame start but we start looking at the
  94. * variable-length part of the beacon.
  95. */
  96. tim_idx = mgmt->u.beacon.variable - beacon;
  97. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  98. while ((tim_idx < (frame_size - 2)) &&
  99. (beacon[tim_idx] != WLAN_EID_TIM))
  100. tim_idx += beacon[tim_idx+1] + 2;
  101. /* If TIM field was found, set variables */
  102. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  103. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  104. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  105. } else
  106. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  107. }
  108. int iwlagn_send_beacon_cmd(struct iwl_priv *priv)
  109. {
  110. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  111. struct iwl_host_cmd cmd = {
  112. .id = REPLY_TX_BEACON,
  113. .flags = CMD_SYNC,
  114. };
  115. struct ieee80211_tx_info *info;
  116. u32 frame_size;
  117. u32 rate_flags;
  118. u32 rate;
  119. /*
  120. * We have to set up the TX command, the TX Beacon command, and the
  121. * beacon contents.
  122. */
  123. lockdep_assert_held(&priv->mutex);
  124. if (!priv->beacon_ctx) {
  125. IWL_ERR(priv, "trying to build beacon w/o beacon context!\n");
  126. return 0;
  127. }
  128. if (WARN_ON(!priv->beacon_skb))
  129. return -EINVAL;
  130. /* Allocate beacon command */
  131. if (!priv->beacon_cmd)
  132. priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL);
  133. tx_beacon_cmd = priv->beacon_cmd;
  134. if (!tx_beacon_cmd)
  135. return -ENOMEM;
  136. frame_size = priv->beacon_skb->len;
  137. /* Set up TX command fields */
  138. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  139. tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id;
  140. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  141. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  142. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  143. /* Set up TX beacon command fields */
  144. iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data,
  145. frame_size);
  146. /* Set up packet rate and flags */
  147. info = IEEE80211_SKB_CB(priv->beacon_skb);
  148. /*
  149. * Let's set up the rate at least somewhat correctly;
  150. * it will currently not actually be used by the uCode,
  151. * it uses the broadcast station's rate instead.
  152. */
  153. if (info->control.rates[0].idx < 0 ||
  154. info->control.rates[0].flags & IEEE80211_TX_RC_MCS)
  155. rate = 0;
  156. else
  157. rate = info->control.rates[0].idx;
  158. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant,
  159. priv->hw_params.valid_tx_ant);
  160. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  161. /* In mac80211, rates for 5 GHz start at 0 */
  162. if (info->band == IEEE80211_BAND_5GHZ)
  163. rate += IWL_FIRST_OFDM_RATE;
  164. else if (rate >= IWL_FIRST_CCK_RATE && rate <= IWL_LAST_CCK_RATE)
  165. rate_flags |= RATE_MCS_CCK_MSK;
  166. tx_beacon_cmd->tx.rate_n_flags =
  167. iwl_hw_set_rate_n_flags(rate, rate_flags);
  168. /* Submit command */
  169. cmd.len[0] = sizeof(*tx_beacon_cmd);
  170. cmd.data[0] = tx_beacon_cmd;
  171. cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY;
  172. cmd.len[1] = frame_size;
  173. cmd.data[1] = priv->beacon_skb->data;
  174. cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY;
  175. return trans_send_cmd(priv, &cmd);
  176. }
  177. static void iwl_bg_beacon_update(struct work_struct *work)
  178. {
  179. struct iwl_priv *priv =
  180. container_of(work, struct iwl_priv, beacon_update);
  181. struct sk_buff *beacon;
  182. mutex_lock(&priv->mutex);
  183. if (!priv->beacon_ctx) {
  184. IWL_ERR(priv, "updating beacon w/o beacon context!\n");
  185. goto out;
  186. }
  187. if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) {
  188. /*
  189. * The ucode will send beacon notifications even in
  190. * IBSS mode, but we don't want to process them. But
  191. * we need to defer the type check to here due to
  192. * requiring locking around the beacon_ctx access.
  193. */
  194. goto out;
  195. }
  196. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  197. beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif);
  198. if (!beacon) {
  199. IWL_ERR(priv, "update beacon failed -- keeping old\n");
  200. goto out;
  201. }
  202. /* new beacon skb is allocated every time; dispose previous.*/
  203. dev_kfree_skb(priv->beacon_skb);
  204. priv->beacon_skb = beacon;
  205. iwlagn_send_beacon_cmd(priv);
  206. out:
  207. mutex_unlock(&priv->mutex);
  208. }
  209. static void iwl_bg_bt_runtime_config(struct work_struct *work)
  210. {
  211. struct iwl_priv *priv =
  212. container_of(work, struct iwl_priv, bt_runtime_config);
  213. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  214. return;
  215. /* dont send host command if rf-kill is on */
  216. if (!iwl_is_ready_rf(priv))
  217. return;
  218. iwlagn_send_advance_bt_config(priv);
  219. }
  220. static void iwl_bg_bt_full_concurrency(struct work_struct *work)
  221. {
  222. struct iwl_priv *priv =
  223. container_of(work, struct iwl_priv, bt_full_concurrency);
  224. struct iwl_rxon_context *ctx;
  225. mutex_lock(&priv->mutex);
  226. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  227. goto out;
  228. /* dont send host command if rf-kill is on */
  229. if (!iwl_is_ready_rf(priv))
  230. goto out;
  231. IWL_DEBUG_INFO(priv, "BT coex in %s mode\n",
  232. priv->bt_full_concurrent ?
  233. "full concurrency" : "3-wire");
  234. /*
  235. * LQ & RXON updated cmds must be sent before BT Config cmd
  236. * to avoid 3-wire collisions
  237. */
  238. for_each_context(priv, ctx) {
  239. iwlagn_set_rxon_chain(priv, ctx);
  240. iwlagn_commit_rxon(priv, ctx);
  241. }
  242. iwlagn_send_advance_bt_config(priv);
  243. out:
  244. mutex_unlock(&priv->mutex);
  245. }
  246. /**
  247. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  248. *
  249. * This callback is provided in order to send a statistics request.
  250. *
  251. * This timer function is continually reset to execute within
  252. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  253. * was received. We need to ensure we receive the statistics in order
  254. * to update the temperature used for calibrating the TXPOWER.
  255. */
  256. static void iwl_bg_statistics_periodic(unsigned long data)
  257. {
  258. struct iwl_priv *priv = (struct iwl_priv *)data;
  259. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  260. return;
  261. /* dont send host command if rf-kill is on */
  262. if (!iwl_is_ready_rf(priv))
  263. return;
  264. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  265. }
  266. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  267. u32 start_idx, u32 num_events,
  268. u32 mode)
  269. {
  270. u32 i;
  271. u32 ptr; /* SRAM byte address of log data */
  272. u32 ev, time, data; /* event log data */
  273. unsigned long reg_flags;
  274. if (mode == 0)
  275. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  276. else
  277. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  278. /* Make sure device is powered up for SRAM reads */
  279. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  280. if (iwl_grab_nic_access(priv)) {
  281. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  282. return;
  283. }
  284. /* Set starting address; reads will auto-increment */
  285. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  286. rmb();
  287. /*
  288. * "time" is actually "data" for mode 0 (no timestamp).
  289. * place event id # at far right for easier visual parsing.
  290. */
  291. for (i = 0; i < num_events; i++) {
  292. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  293. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  294. if (mode == 0) {
  295. trace_iwlwifi_dev_ucode_cont_event(priv,
  296. 0, time, ev);
  297. } else {
  298. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  299. trace_iwlwifi_dev_ucode_cont_event(priv,
  300. time, data, ev);
  301. }
  302. }
  303. /* Allow device to power down */
  304. iwl_release_nic_access(priv);
  305. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  306. }
  307. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  308. {
  309. u32 capacity; /* event log capacity in # entries */
  310. u32 base; /* SRAM byte address of event log header */
  311. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  312. u32 num_wraps; /* # times uCode wrapped to top of log */
  313. u32 next_entry; /* index of next entry to be written by uCode */
  314. base = priv->device_pointers.error_event_table;
  315. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  316. capacity = iwl_read_targ_mem(priv, base);
  317. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  318. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  319. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  320. } else
  321. return;
  322. if (num_wraps == priv->event_log.num_wraps) {
  323. iwl_print_cont_event_trace(priv,
  324. base, priv->event_log.next_entry,
  325. next_entry - priv->event_log.next_entry,
  326. mode);
  327. priv->event_log.non_wraps_count++;
  328. } else {
  329. if ((num_wraps - priv->event_log.num_wraps) > 1)
  330. priv->event_log.wraps_more_count++;
  331. else
  332. priv->event_log.wraps_once_count++;
  333. trace_iwlwifi_dev_ucode_wrap_event(priv,
  334. num_wraps - priv->event_log.num_wraps,
  335. next_entry, priv->event_log.next_entry);
  336. if (next_entry < priv->event_log.next_entry) {
  337. iwl_print_cont_event_trace(priv, base,
  338. priv->event_log.next_entry,
  339. capacity - priv->event_log.next_entry,
  340. mode);
  341. iwl_print_cont_event_trace(priv, base, 0,
  342. next_entry, mode);
  343. } else {
  344. iwl_print_cont_event_trace(priv, base,
  345. next_entry, capacity - next_entry,
  346. mode);
  347. iwl_print_cont_event_trace(priv, base, 0,
  348. next_entry, mode);
  349. }
  350. }
  351. priv->event_log.num_wraps = num_wraps;
  352. priv->event_log.next_entry = next_entry;
  353. }
  354. /**
  355. * iwl_bg_ucode_trace - Timer callback to log ucode event
  356. *
  357. * The timer is continually set to execute every
  358. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  359. * this function is to perform continuous uCode event logging operation
  360. * if enabled
  361. */
  362. static void iwl_bg_ucode_trace(unsigned long data)
  363. {
  364. struct iwl_priv *priv = (struct iwl_priv *)data;
  365. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  366. return;
  367. if (priv->event_log.ucode_trace) {
  368. iwl_continuous_event_trace(priv);
  369. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  370. mod_timer(&priv->ucode_trace,
  371. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  372. }
  373. }
  374. static void iwl_bg_tx_flush(struct work_struct *work)
  375. {
  376. struct iwl_priv *priv =
  377. container_of(work, struct iwl_priv, tx_flush);
  378. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  379. return;
  380. /* do nothing if rf-kill is on */
  381. if (!iwl_is_ready_rf(priv))
  382. return;
  383. IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n");
  384. iwlagn_dev_txfifo_flush(priv, IWL_DROP_ALL);
  385. }
  386. /**
  387. * iwl_rx_handle - Main entry function for receiving responses from uCode
  388. *
  389. * Uses the priv->rx_handlers callback function array to invoke
  390. * the appropriate handlers, including command responses,
  391. * frame-received notifications, and other notifications.
  392. */
  393. static void iwl_rx_handle(struct iwl_priv *priv)
  394. {
  395. struct iwl_rx_mem_buffer *rxb;
  396. struct iwl_rx_packet *pkt;
  397. struct iwl_rx_queue *rxq = &priv->rxq;
  398. u32 r, i;
  399. int reclaim;
  400. unsigned long flags;
  401. u8 fill_rx = 0;
  402. u32 count = 8;
  403. int total_empty;
  404. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  405. * buffer that the driver may process (last buffer filled by ucode). */
  406. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  407. i = rxq->read;
  408. /* Rx interrupt, but nothing sent from uCode */
  409. if (i == r)
  410. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  411. /* calculate total frames need to be restock after handling RX */
  412. total_empty = r - rxq->write_actual;
  413. if (total_empty < 0)
  414. total_empty += RX_QUEUE_SIZE;
  415. if (total_empty > (RX_QUEUE_SIZE / 2))
  416. fill_rx = 1;
  417. while (i != r) {
  418. int len;
  419. rxb = rxq->queue[i];
  420. /* If an RXB doesn't have a Rx queue slot associated with it,
  421. * then a bug has been introduced in the queue refilling
  422. * routines -- catch it here */
  423. if (WARN_ON(rxb == NULL)) {
  424. i = (i + 1) & RX_QUEUE_MASK;
  425. continue;
  426. }
  427. rxq->queue[i] = NULL;
  428. dma_unmap_page(priv->bus.dev, rxb->page_dma,
  429. PAGE_SIZE << priv->hw_params.rx_page_order,
  430. DMA_FROM_DEVICE);
  431. pkt = rxb_addr(rxb);
  432. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  433. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  434. len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  435. len += sizeof(u32); /* account for status word */
  436. trace_iwlwifi_dev_rx(priv, pkt, len);
  437. /* Reclaim a command buffer only if this packet is a response
  438. * to a (driver-originated) command.
  439. * If the packet (e.g. Rx frame) originated from uCode,
  440. * there is no command buffer to reclaim.
  441. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  442. * but apparently a few don't get set; catch them here. */
  443. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  444. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  445. (pkt->hdr.cmd != REPLY_RX) &&
  446. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  447. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  448. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  449. (pkt->hdr.cmd != REPLY_TX);
  450. iwl_rx_dispatch(priv, rxb);
  451. /*
  452. * XXX: After here, we should always check rxb->page
  453. * against NULL before touching it or its virtual
  454. * memory (pkt). Because some rx_handler might have
  455. * already taken or freed the pages.
  456. */
  457. if (reclaim) {
  458. /* Invoke any callbacks, transfer the buffer to caller,
  459. * and fire off the (possibly) blocking
  460. * trans_send_cmd()
  461. * as we reclaim the driver command queue */
  462. if (rxb->page)
  463. iwl_tx_cmd_complete(priv, rxb);
  464. else
  465. IWL_WARN(priv, "Claim null rxb?\n");
  466. }
  467. /* Reuse the page if possible. For notification packets and
  468. * SKBs that fail to Rx correctly, add them back into the
  469. * rx_free list for reuse later. */
  470. spin_lock_irqsave(&rxq->lock, flags);
  471. if (rxb->page != NULL) {
  472. rxb->page_dma = dma_map_page(priv->bus.dev, rxb->page,
  473. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  474. DMA_FROM_DEVICE);
  475. list_add_tail(&rxb->list, &rxq->rx_free);
  476. rxq->free_count++;
  477. } else
  478. list_add_tail(&rxb->list, &rxq->rx_used);
  479. spin_unlock_irqrestore(&rxq->lock, flags);
  480. i = (i + 1) & RX_QUEUE_MASK;
  481. /* If there are a lot of unused frames,
  482. * restock the Rx queue so ucode wont assert. */
  483. if (fill_rx) {
  484. count++;
  485. if (count >= 8) {
  486. rxq->read = i;
  487. iwlagn_rx_replenish_now(priv);
  488. count = 0;
  489. }
  490. }
  491. }
  492. /* Backtrack one entry */
  493. rxq->read = i;
  494. if (fill_rx)
  495. iwlagn_rx_replenish_now(priv);
  496. else
  497. iwlagn_rx_queue_restock(priv);
  498. }
  499. /* tasklet for iwlagn interrupt */
  500. void iwl_irq_tasklet(struct iwl_priv *priv)
  501. {
  502. u32 inta = 0;
  503. u32 handled = 0;
  504. unsigned long flags;
  505. u32 i;
  506. #ifdef CONFIG_IWLWIFI_DEBUG
  507. u32 inta_mask;
  508. #endif
  509. spin_lock_irqsave(&priv->lock, flags);
  510. /* Ack/clear/reset pending uCode interrupts.
  511. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  512. */
  513. /* There is a hardware bug in the interrupt mask function that some
  514. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  515. * they are disabled in the CSR_INT_MASK register. Furthermore the
  516. * ICT interrupt handling mechanism has another bug that might cause
  517. * these unmasked interrupts fail to be detected. We workaround the
  518. * hardware bugs here by ACKing all the possible interrupts so that
  519. * interrupt coalescing can still be achieved.
  520. */
  521. iwl_write32(priv, CSR_INT, priv->_agn.inta | ~priv->inta_mask);
  522. inta = priv->_agn.inta;
  523. #ifdef CONFIG_IWLWIFI_DEBUG
  524. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  525. /* just for debug */
  526. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  527. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  528. inta, inta_mask);
  529. }
  530. #endif
  531. spin_unlock_irqrestore(&priv->lock, flags);
  532. /* saved interrupt in inta variable now we can reset priv->_agn.inta */
  533. priv->_agn.inta = 0;
  534. /* Now service all interrupt bits discovered above. */
  535. if (inta & CSR_INT_BIT_HW_ERR) {
  536. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  537. /* Tell the device to stop sending interrupts */
  538. iwl_disable_interrupts(priv);
  539. priv->isr_stats.hw++;
  540. iwl_irq_handle_error(priv);
  541. handled |= CSR_INT_BIT_HW_ERR;
  542. return;
  543. }
  544. #ifdef CONFIG_IWLWIFI_DEBUG
  545. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  546. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  547. if (inta & CSR_INT_BIT_SCD) {
  548. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  549. "the frame/frames.\n");
  550. priv->isr_stats.sch++;
  551. }
  552. /* Alive notification via Rx interrupt will do the real work */
  553. if (inta & CSR_INT_BIT_ALIVE) {
  554. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  555. priv->isr_stats.alive++;
  556. }
  557. }
  558. #endif
  559. /* Safely ignore these bits for debug checks below */
  560. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  561. /* HW RF KILL switch toggled */
  562. if (inta & CSR_INT_BIT_RF_KILL) {
  563. int hw_rf_kill = 0;
  564. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  565. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  566. hw_rf_kill = 1;
  567. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  568. hw_rf_kill ? "disable radio" : "enable radio");
  569. priv->isr_stats.rfkill++;
  570. /* driver only loads ucode once setting the interface up.
  571. * the driver allows loading the ucode even if the radio
  572. * is killed. Hence update the killswitch state here. The
  573. * rfkill handler will care about restarting if needed.
  574. */
  575. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  576. if (hw_rf_kill)
  577. set_bit(STATUS_RF_KILL_HW, &priv->status);
  578. else
  579. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  580. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  581. }
  582. handled |= CSR_INT_BIT_RF_KILL;
  583. }
  584. /* Chip got too hot and stopped itself */
  585. if (inta & CSR_INT_BIT_CT_KILL) {
  586. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  587. priv->isr_stats.ctkill++;
  588. handled |= CSR_INT_BIT_CT_KILL;
  589. }
  590. /* Error detected by uCode */
  591. if (inta & CSR_INT_BIT_SW_ERR) {
  592. IWL_ERR(priv, "Microcode SW error detected. "
  593. " Restarting 0x%X.\n", inta);
  594. priv->isr_stats.sw++;
  595. iwl_irq_handle_error(priv);
  596. handled |= CSR_INT_BIT_SW_ERR;
  597. }
  598. /* uCode wakes up after power-down sleep */
  599. if (inta & CSR_INT_BIT_WAKEUP) {
  600. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  601. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  602. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  603. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  604. priv->isr_stats.wakeup++;
  605. handled |= CSR_INT_BIT_WAKEUP;
  606. }
  607. /* All uCode command responses, including Tx command responses,
  608. * Rx "responses" (frame-received notification), and other
  609. * notifications from uCode come through here*/
  610. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  611. CSR_INT_BIT_RX_PERIODIC)) {
  612. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  613. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  614. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  615. iwl_write32(priv, CSR_FH_INT_STATUS,
  616. CSR_FH_INT_RX_MASK);
  617. }
  618. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  619. handled |= CSR_INT_BIT_RX_PERIODIC;
  620. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  621. }
  622. /* Sending RX interrupt require many steps to be done in the
  623. * the device:
  624. * 1- write interrupt to current index in ICT table.
  625. * 2- dma RX frame.
  626. * 3- update RX shared data to indicate last write index.
  627. * 4- send interrupt.
  628. * This could lead to RX race, driver could receive RX interrupt
  629. * but the shared data changes does not reflect this;
  630. * periodic interrupt will detect any dangling Rx activity.
  631. */
  632. /* Disable periodic interrupt; we use it as just a one-shot. */
  633. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  634. CSR_INT_PERIODIC_DIS);
  635. iwl_rx_handle(priv);
  636. /*
  637. * Enable periodic interrupt in 8 msec only if we received
  638. * real RX interrupt (instead of just periodic int), to catch
  639. * any dangling Rx interrupt. If it was just the periodic
  640. * interrupt, there was no dangling Rx activity, and no need
  641. * to extend the periodic interrupt; one-shot is enough.
  642. */
  643. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  644. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  645. CSR_INT_PERIODIC_ENA);
  646. priv->isr_stats.rx++;
  647. }
  648. /* This "Tx" DMA channel is used only for loading uCode */
  649. if (inta & CSR_INT_BIT_FH_TX) {
  650. iwl_write32(priv, CSR_FH_INT_STATUS, CSR_FH_INT_TX_MASK);
  651. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  652. priv->isr_stats.tx++;
  653. handled |= CSR_INT_BIT_FH_TX;
  654. /* Wake up uCode load routine, now that load is complete */
  655. priv->ucode_write_complete = 1;
  656. wake_up_interruptible(&priv->wait_command_queue);
  657. }
  658. if (inta & ~handled) {
  659. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  660. priv->isr_stats.unhandled++;
  661. }
  662. if (inta & ~(priv->inta_mask)) {
  663. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  664. inta & ~priv->inta_mask);
  665. }
  666. /* Re-enable all interrupts */
  667. /* only Re-enable if disabled by irq */
  668. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  669. iwl_enable_interrupts(priv);
  670. /* Re-enable RF_KILL if it occurred */
  671. else if (handled & CSR_INT_BIT_RF_KILL)
  672. iwl_enable_rfkill_int(priv);
  673. }
  674. /*****************************************************************************
  675. *
  676. * sysfs attributes
  677. *
  678. *****************************************************************************/
  679. #ifdef CONFIG_IWLWIFI_DEBUG
  680. /*
  681. * The following adds a new attribute to the sysfs representation
  682. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  683. * used for controlling the debug level.
  684. *
  685. * See the level definitions in iwl for details.
  686. *
  687. * The debug_level being managed using sysfs below is a per device debug
  688. * level that is used instead of the global debug level if it (the per
  689. * device debug level) is set.
  690. */
  691. static ssize_t show_debug_level(struct device *d,
  692. struct device_attribute *attr, char *buf)
  693. {
  694. struct iwl_priv *priv = dev_get_drvdata(d);
  695. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  696. }
  697. static ssize_t store_debug_level(struct device *d,
  698. struct device_attribute *attr,
  699. const char *buf, size_t count)
  700. {
  701. struct iwl_priv *priv = dev_get_drvdata(d);
  702. unsigned long val;
  703. int ret;
  704. ret = strict_strtoul(buf, 0, &val);
  705. if (ret)
  706. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  707. else {
  708. priv->debug_level = val;
  709. if (iwl_alloc_traffic_mem(priv))
  710. IWL_ERR(priv,
  711. "Not enough memory to generate traffic log\n");
  712. }
  713. return strnlen(buf, count);
  714. }
  715. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  716. show_debug_level, store_debug_level);
  717. #endif /* CONFIG_IWLWIFI_DEBUG */
  718. static ssize_t show_temperature(struct device *d,
  719. struct device_attribute *attr, char *buf)
  720. {
  721. struct iwl_priv *priv = dev_get_drvdata(d);
  722. if (!iwl_is_alive(priv))
  723. return -EAGAIN;
  724. return sprintf(buf, "%d\n", priv->temperature);
  725. }
  726. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  727. static ssize_t show_tx_power(struct device *d,
  728. struct device_attribute *attr, char *buf)
  729. {
  730. struct iwl_priv *priv = dev_get_drvdata(d);
  731. if (!iwl_is_ready_rf(priv))
  732. return sprintf(buf, "off\n");
  733. else
  734. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  735. }
  736. static ssize_t store_tx_power(struct device *d,
  737. struct device_attribute *attr,
  738. const char *buf, size_t count)
  739. {
  740. struct iwl_priv *priv = dev_get_drvdata(d);
  741. unsigned long val;
  742. int ret;
  743. ret = strict_strtoul(buf, 10, &val);
  744. if (ret)
  745. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  746. else {
  747. ret = iwl_set_tx_power(priv, val, false);
  748. if (ret)
  749. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  750. ret);
  751. else
  752. ret = count;
  753. }
  754. return ret;
  755. }
  756. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  757. static struct attribute *iwl_sysfs_entries[] = {
  758. &dev_attr_temperature.attr,
  759. &dev_attr_tx_power.attr,
  760. #ifdef CONFIG_IWLWIFI_DEBUG
  761. &dev_attr_debug_level.attr,
  762. #endif
  763. NULL
  764. };
  765. static struct attribute_group iwl_attribute_group = {
  766. .name = NULL, /* put in device directory */
  767. .attrs = iwl_sysfs_entries,
  768. };
  769. /******************************************************************************
  770. *
  771. * uCode download functions
  772. *
  773. ******************************************************************************/
  774. static void iwl_free_fw_desc(struct iwl_priv *priv, struct fw_desc *desc)
  775. {
  776. if (desc->v_addr)
  777. dma_free_coherent(priv->bus.dev, desc->len,
  778. desc->v_addr, desc->p_addr);
  779. desc->v_addr = NULL;
  780. desc->len = 0;
  781. }
  782. static void iwl_free_fw_img(struct iwl_priv *priv, struct fw_img *img)
  783. {
  784. iwl_free_fw_desc(priv, &img->code);
  785. iwl_free_fw_desc(priv, &img->data);
  786. }
  787. static void iwl_dealloc_ucode(struct iwl_priv *priv)
  788. {
  789. iwl_free_fw_img(priv, &priv->ucode_rt);
  790. iwl_free_fw_img(priv, &priv->ucode_init);
  791. }
  792. static int iwl_alloc_fw_desc(struct iwl_priv *priv, struct fw_desc *desc,
  793. const void *data, size_t len)
  794. {
  795. if (!len) {
  796. desc->v_addr = NULL;
  797. return -EINVAL;
  798. }
  799. desc->v_addr = dma_alloc_coherent(priv->bus.dev, len,
  800. &desc->p_addr, GFP_KERNEL);
  801. if (!desc->v_addr)
  802. return -ENOMEM;
  803. desc->len = len;
  804. memcpy(desc->v_addr, data, len);
  805. return 0;
  806. }
  807. struct iwlagn_ucode_capabilities {
  808. u32 max_probe_length;
  809. u32 standard_phy_calibration_size;
  810. u32 flags;
  811. };
  812. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  813. static int iwl_mac_setup_register(struct iwl_priv *priv,
  814. struct iwlagn_ucode_capabilities *capa);
  815. #define UCODE_EXPERIMENTAL_INDEX 100
  816. #define UCODE_EXPERIMENTAL_TAG "exp"
  817. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  818. {
  819. const char *name_pre = priv->cfg->fw_name_pre;
  820. char tag[8];
  821. if (first) {
  822. #ifdef CONFIG_IWLWIFI_DEBUG_EXPERIMENTAL_UCODE
  823. priv->fw_index = UCODE_EXPERIMENTAL_INDEX;
  824. strcpy(tag, UCODE_EXPERIMENTAL_TAG);
  825. } else if (priv->fw_index == UCODE_EXPERIMENTAL_INDEX) {
  826. #endif
  827. priv->fw_index = priv->cfg->ucode_api_max;
  828. sprintf(tag, "%d", priv->fw_index);
  829. } else {
  830. priv->fw_index--;
  831. sprintf(tag, "%d", priv->fw_index);
  832. }
  833. if (priv->fw_index < priv->cfg->ucode_api_min) {
  834. IWL_ERR(priv, "no suitable firmware found!\n");
  835. return -ENOENT;
  836. }
  837. sprintf(priv->firmware_name, "%s%s%s", name_pre, tag, ".ucode");
  838. IWL_DEBUG_INFO(priv, "attempting to load firmware %s'%s'\n",
  839. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  840. ? "EXPERIMENTAL " : "",
  841. priv->firmware_name);
  842. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  843. priv->bus.dev,
  844. GFP_KERNEL, priv, iwl_ucode_callback);
  845. }
  846. struct iwlagn_firmware_pieces {
  847. const void *inst, *data, *init, *init_data;
  848. size_t inst_size, data_size, init_size, init_data_size;
  849. u32 build;
  850. u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr;
  851. u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr;
  852. };
  853. static int iwlagn_load_legacy_firmware(struct iwl_priv *priv,
  854. const struct firmware *ucode_raw,
  855. struct iwlagn_firmware_pieces *pieces)
  856. {
  857. struct iwl_ucode_header *ucode = (void *)ucode_raw->data;
  858. u32 api_ver, hdr_size;
  859. const u8 *src;
  860. priv->ucode_ver = le32_to_cpu(ucode->ver);
  861. api_ver = IWL_UCODE_API(priv->ucode_ver);
  862. switch (api_ver) {
  863. default:
  864. hdr_size = 28;
  865. if (ucode_raw->size < hdr_size) {
  866. IWL_ERR(priv, "File size too small!\n");
  867. return -EINVAL;
  868. }
  869. pieces->build = le32_to_cpu(ucode->u.v2.build);
  870. pieces->inst_size = le32_to_cpu(ucode->u.v2.inst_size);
  871. pieces->data_size = le32_to_cpu(ucode->u.v2.data_size);
  872. pieces->init_size = le32_to_cpu(ucode->u.v2.init_size);
  873. pieces->init_data_size = le32_to_cpu(ucode->u.v2.init_data_size);
  874. src = ucode->u.v2.data;
  875. break;
  876. case 0:
  877. case 1:
  878. case 2:
  879. hdr_size = 24;
  880. if (ucode_raw->size < hdr_size) {
  881. IWL_ERR(priv, "File size too small!\n");
  882. return -EINVAL;
  883. }
  884. pieces->build = 0;
  885. pieces->inst_size = le32_to_cpu(ucode->u.v1.inst_size);
  886. pieces->data_size = le32_to_cpu(ucode->u.v1.data_size);
  887. pieces->init_size = le32_to_cpu(ucode->u.v1.init_size);
  888. pieces->init_data_size = le32_to_cpu(ucode->u.v1.init_data_size);
  889. src = ucode->u.v1.data;
  890. break;
  891. }
  892. /* Verify size of file vs. image size info in file's header */
  893. if (ucode_raw->size != hdr_size + pieces->inst_size +
  894. pieces->data_size + pieces->init_size +
  895. pieces->init_data_size) {
  896. IWL_ERR(priv,
  897. "uCode file size %d does not match expected size\n",
  898. (int)ucode_raw->size);
  899. return -EINVAL;
  900. }
  901. pieces->inst = src;
  902. src += pieces->inst_size;
  903. pieces->data = src;
  904. src += pieces->data_size;
  905. pieces->init = src;
  906. src += pieces->init_size;
  907. pieces->init_data = src;
  908. src += pieces->init_data_size;
  909. return 0;
  910. }
  911. static int iwlagn_wanted_ucode_alternative = 1;
  912. static int iwlagn_load_firmware(struct iwl_priv *priv,
  913. const struct firmware *ucode_raw,
  914. struct iwlagn_firmware_pieces *pieces,
  915. struct iwlagn_ucode_capabilities *capa)
  916. {
  917. struct iwl_tlv_ucode_header *ucode = (void *)ucode_raw->data;
  918. struct iwl_ucode_tlv *tlv;
  919. size_t len = ucode_raw->size;
  920. const u8 *data;
  921. int wanted_alternative = iwlagn_wanted_ucode_alternative, tmp;
  922. u64 alternatives;
  923. u32 tlv_len;
  924. enum iwl_ucode_tlv_type tlv_type;
  925. const u8 *tlv_data;
  926. if (len < sizeof(*ucode)) {
  927. IWL_ERR(priv, "uCode has invalid length: %zd\n", len);
  928. return -EINVAL;
  929. }
  930. if (ucode->magic != cpu_to_le32(IWL_TLV_UCODE_MAGIC)) {
  931. IWL_ERR(priv, "invalid uCode magic: 0X%x\n",
  932. le32_to_cpu(ucode->magic));
  933. return -EINVAL;
  934. }
  935. /*
  936. * Check which alternatives are present, and "downgrade"
  937. * when the chosen alternative is not present, warning
  938. * the user when that happens. Some files may not have
  939. * any alternatives, so don't warn in that case.
  940. */
  941. alternatives = le64_to_cpu(ucode->alternatives);
  942. tmp = wanted_alternative;
  943. if (wanted_alternative > 63)
  944. wanted_alternative = 63;
  945. while (wanted_alternative && !(alternatives & BIT(wanted_alternative)))
  946. wanted_alternative--;
  947. if (wanted_alternative && wanted_alternative != tmp)
  948. IWL_WARN(priv,
  949. "uCode alternative %d not available, choosing %d\n",
  950. tmp, wanted_alternative);
  951. priv->ucode_ver = le32_to_cpu(ucode->ver);
  952. pieces->build = le32_to_cpu(ucode->build);
  953. data = ucode->data;
  954. len -= sizeof(*ucode);
  955. while (len >= sizeof(*tlv)) {
  956. u16 tlv_alt;
  957. len -= sizeof(*tlv);
  958. tlv = (void *)data;
  959. tlv_len = le32_to_cpu(tlv->length);
  960. tlv_type = le16_to_cpu(tlv->type);
  961. tlv_alt = le16_to_cpu(tlv->alternative);
  962. tlv_data = tlv->data;
  963. if (len < tlv_len) {
  964. IWL_ERR(priv, "invalid TLV len: %zd/%u\n",
  965. len, tlv_len);
  966. return -EINVAL;
  967. }
  968. len -= ALIGN(tlv_len, 4);
  969. data += sizeof(*tlv) + ALIGN(tlv_len, 4);
  970. /*
  971. * Alternative 0 is always valid.
  972. *
  973. * Skip alternative TLVs that are not selected.
  974. */
  975. if (tlv_alt != 0 && tlv_alt != wanted_alternative)
  976. continue;
  977. switch (tlv_type) {
  978. case IWL_UCODE_TLV_INST:
  979. pieces->inst = tlv_data;
  980. pieces->inst_size = tlv_len;
  981. break;
  982. case IWL_UCODE_TLV_DATA:
  983. pieces->data = tlv_data;
  984. pieces->data_size = tlv_len;
  985. break;
  986. case IWL_UCODE_TLV_INIT:
  987. pieces->init = tlv_data;
  988. pieces->init_size = tlv_len;
  989. break;
  990. case IWL_UCODE_TLV_INIT_DATA:
  991. pieces->init_data = tlv_data;
  992. pieces->init_data_size = tlv_len;
  993. break;
  994. case IWL_UCODE_TLV_BOOT:
  995. IWL_ERR(priv, "Found unexpected BOOT ucode\n");
  996. break;
  997. case IWL_UCODE_TLV_PROBE_MAX_LEN:
  998. if (tlv_len != sizeof(u32))
  999. goto invalid_tlv_len;
  1000. capa->max_probe_length =
  1001. le32_to_cpup((__le32 *)tlv_data);
  1002. break;
  1003. case IWL_UCODE_TLV_PAN:
  1004. if (tlv_len)
  1005. goto invalid_tlv_len;
  1006. capa->flags |= IWL_UCODE_TLV_FLAGS_PAN;
  1007. break;
  1008. case IWL_UCODE_TLV_FLAGS:
  1009. /* must be at least one u32 */
  1010. if (tlv_len < sizeof(u32))
  1011. goto invalid_tlv_len;
  1012. /* and a proper number of u32s */
  1013. if (tlv_len % sizeof(u32))
  1014. goto invalid_tlv_len;
  1015. /*
  1016. * This driver only reads the first u32 as
  1017. * right now no more features are defined,
  1018. * if that changes then either the driver
  1019. * will not work with the new firmware, or
  1020. * it'll not take advantage of new features.
  1021. */
  1022. capa->flags = le32_to_cpup((__le32 *)tlv_data);
  1023. break;
  1024. case IWL_UCODE_TLV_INIT_EVTLOG_PTR:
  1025. if (tlv_len != sizeof(u32))
  1026. goto invalid_tlv_len;
  1027. pieces->init_evtlog_ptr =
  1028. le32_to_cpup((__le32 *)tlv_data);
  1029. break;
  1030. case IWL_UCODE_TLV_INIT_EVTLOG_SIZE:
  1031. if (tlv_len != sizeof(u32))
  1032. goto invalid_tlv_len;
  1033. pieces->init_evtlog_size =
  1034. le32_to_cpup((__le32 *)tlv_data);
  1035. break;
  1036. case IWL_UCODE_TLV_INIT_ERRLOG_PTR:
  1037. if (tlv_len != sizeof(u32))
  1038. goto invalid_tlv_len;
  1039. pieces->init_errlog_ptr =
  1040. le32_to_cpup((__le32 *)tlv_data);
  1041. break;
  1042. case IWL_UCODE_TLV_RUNT_EVTLOG_PTR:
  1043. if (tlv_len != sizeof(u32))
  1044. goto invalid_tlv_len;
  1045. pieces->inst_evtlog_ptr =
  1046. le32_to_cpup((__le32 *)tlv_data);
  1047. break;
  1048. case IWL_UCODE_TLV_RUNT_EVTLOG_SIZE:
  1049. if (tlv_len != sizeof(u32))
  1050. goto invalid_tlv_len;
  1051. pieces->inst_evtlog_size =
  1052. le32_to_cpup((__le32 *)tlv_data);
  1053. break;
  1054. case IWL_UCODE_TLV_RUNT_ERRLOG_PTR:
  1055. if (tlv_len != sizeof(u32))
  1056. goto invalid_tlv_len;
  1057. pieces->inst_errlog_ptr =
  1058. le32_to_cpup((__le32 *)tlv_data);
  1059. break;
  1060. case IWL_UCODE_TLV_ENHANCE_SENS_TBL:
  1061. if (tlv_len)
  1062. goto invalid_tlv_len;
  1063. priv->enhance_sensitivity_table = true;
  1064. break;
  1065. case IWL_UCODE_TLV_PHY_CALIBRATION_SIZE:
  1066. if (tlv_len != sizeof(u32))
  1067. goto invalid_tlv_len;
  1068. capa->standard_phy_calibration_size =
  1069. le32_to_cpup((__le32 *)tlv_data);
  1070. break;
  1071. default:
  1072. IWL_DEBUG_INFO(priv, "unknown TLV: %d\n", tlv_type);
  1073. break;
  1074. }
  1075. }
  1076. if (len) {
  1077. IWL_ERR(priv, "invalid TLV after parsing: %zd\n", len);
  1078. iwl_print_hex_dump(priv, IWL_DL_FW, (u8 *)data, len);
  1079. return -EINVAL;
  1080. }
  1081. return 0;
  1082. invalid_tlv_len:
  1083. IWL_ERR(priv, "TLV %d has invalid size: %u\n", tlv_type, tlv_len);
  1084. iwl_print_hex_dump(priv, IWL_DL_FW, tlv_data, tlv_len);
  1085. return -EINVAL;
  1086. }
  1087. /**
  1088. * iwl_ucode_callback - callback when firmware was loaded
  1089. *
  1090. * If loaded successfully, copies the firmware into buffers
  1091. * for the card to fetch (via DMA).
  1092. */
  1093. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1094. {
  1095. struct iwl_priv *priv = context;
  1096. struct iwl_ucode_header *ucode;
  1097. int err;
  1098. struct iwlagn_firmware_pieces pieces;
  1099. const unsigned int api_max = priv->cfg->ucode_api_max;
  1100. const unsigned int api_min = priv->cfg->ucode_api_min;
  1101. u32 api_ver;
  1102. char buildstr[25];
  1103. u32 build;
  1104. struct iwlagn_ucode_capabilities ucode_capa = {
  1105. .max_probe_length = 200,
  1106. .standard_phy_calibration_size =
  1107. IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE,
  1108. };
  1109. memset(&pieces, 0, sizeof(pieces));
  1110. if (!ucode_raw) {
  1111. if (priv->fw_index <= priv->cfg->ucode_api_max)
  1112. IWL_ERR(priv,
  1113. "request for firmware file '%s' failed.\n",
  1114. priv->firmware_name);
  1115. goto try_again;
  1116. }
  1117. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1118. priv->firmware_name, ucode_raw->size);
  1119. /* Make sure that we got at least the API version number */
  1120. if (ucode_raw->size < 4) {
  1121. IWL_ERR(priv, "File size way too small!\n");
  1122. goto try_again;
  1123. }
  1124. /* Data from ucode file: header followed by uCode images */
  1125. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1126. if (ucode->ver)
  1127. err = iwlagn_load_legacy_firmware(priv, ucode_raw, &pieces);
  1128. else
  1129. err = iwlagn_load_firmware(priv, ucode_raw, &pieces,
  1130. &ucode_capa);
  1131. if (err)
  1132. goto try_again;
  1133. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1134. build = pieces.build;
  1135. /*
  1136. * api_ver should match the api version forming part of the
  1137. * firmware filename ... but we don't check for that and only rely
  1138. * on the API version read from firmware header from here on forward
  1139. */
  1140. /* no api version check required for experimental uCode */
  1141. if (priv->fw_index != UCODE_EXPERIMENTAL_INDEX) {
  1142. if (api_ver < api_min || api_ver > api_max) {
  1143. IWL_ERR(priv,
  1144. "Driver unable to support your firmware API. "
  1145. "Driver supports v%u, firmware is v%u.\n",
  1146. api_max, api_ver);
  1147. goto try_again;
  1148. }
  1149. if (api_ver != api_max)
  1150. IWL_ERR(priv,
  1151. "Firmware has old API version. Expected v%u, "
  1152. "got v%u. New firmware can be obtained "
  1153. "from http://www.intellinuxwireless.org.\n",
  1154. api_max, api_ver);
  1155. }
  1156. if (build)
  1157. sprintf(buildstr, " build %u%s", build,
  1158. (priv->fw_index == UCODE_EXPERIMENTAL_INDEX)
  1159. ? " (EXP)" : "");
  1160. else
  1161. buildstr[0] = '\0';
  1162. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u%s\n",
  1163. IWL_UCODE_MAJOR(priv->ucode_ver),
  1164. IWL_UCODE_MINOR(priv->ucode_ver),
  1165. IWL_UCODE_API(priv->ucode_ver),
  1166. IWL_UCODE_SERIAL(priv->ucode_ver),
  1167. buildstr);
  1168. snprintf(priv->hw->wiphy->fw_version,
  1169. sizeof(priv->hw->wiphy->fw_version),
  1170. "%u.%u.%u.%u%s",
  1171. IWL_UCODE_MAJOR(priv->ucode_ver),
  1172. IWL_UCODE_MINOR(priv->ucode_ver),
  1173. IWL_UCODE_API(priv->ucode_ver),
  1174. IWL_UCODE_SERIAL(priv->ucode_ver),
  1175. buildstr);
  1176. /*
  1177. * For any of the failures below (before allocating pci memory)
  1178. * we will try to load a version with a smaller API -- maybe the
  1179. * user just got a corrupted version of the latest API.
  1180. */
  1181. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1182. priv->ucode_ver);
  1183. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %Zd\n",
  1184. pieces.inst_size);
  1185. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %Zd\n",
  1186. pieces.data_size);
  1187. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %Zd\n",
  1188. pieces.init_size);
  1189. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %Zd\n",
  1190. pieces.init_data_size);
  1191. /* Verify that uCode images will fit in card's SRAM */
  1192. if (pieces.inst_size > priv->hw_params.max_inst_size) {
  1193. IWL_ERR(priv, "uCode instr len %Zd too large to fit in\n",
  1194. pieces.inst_size);
  1195. goto try_again;
  1196. }
  1197. if (pieces.data_size > priv->hw_params.max_data_size) {
  1198. IWL_ERR(priv, "uCode data len %Zd too large to fit in\n",
  1199. pieces.data_size);
  1200. goto try_again;
  1201. }
  1202. if (pieces.init_size > priv->hw_params.max_inst_size) {
  1203. IWL_ERR(priv, "uCode init instr len %Zd too large to fit in\n",
  1204. pieces.init_size);
  1205. goto try_again;
  1206. }
  1207. if (pieces.init_data_size > priv->hw_params.max_data_size) {
  1208. IWL_ERR(priv, "uCode init data len %Zd too large to fit in\n",
  1209. pieces.init_data_size);
  1210. goto try_again;
  1211. }
  1212. /* Allocate ucode buffers for card's bus-master loading ... */
  1213. /* Runtime instructions and 2 copies of data:
  1214. * 1) unmodified from disk
  1215. * 2) backup cache for save/restore during power-downs */
  1216. if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.code,
  1217. pieces.inst, pieces.inst_size))
  1218. goto err_pci_alloc;
  1219. if (iwl_alloc_fw_desc(priv, &priv->ucode_rt.data,
  1220. pieces.data, pieces.data_size))
  1221. goto err_pci_alloc;
  1222. /* Initialization instructions and data */
  1223. if (pieces.init_size && pieces.init_data_size) {
  1224. if (iwl_alloc_fw_desc(priv, &priv->ucode_init.code,
  1225. pieces.init, pieces.init_size))
  1226. goto err_pci_alloc;
  1227. if (iwl_alloc_fw_desc(priv, &priv->ucode_init.data,
  1228. pieces.init_data, pieces.init_data_size))
  1229. goto err_pci_alloc;
  1230. }
  1231. /* Now that we can no longer fail, copy information */
  1232. /*
  1233. * The (size - 16) / 12 formula is based on the information recorded
  1234. * for each event, which is of mode 1 (including timestamp) for all
  1235. * new microcodes that include this information.
  1236. */
  1237. priv->_agn.init_evtlog_ptr = pieces.init_evtlog_ptr;
  1238. if (pieces.init_evtlog_size)
  1239. priv->_agn.init_evtlog_size = (pieces.init_evtlog_size - 16)/12;
  1240. else
  1241. priv->_agn.init_evtlog_size =
  1242. priv->cfg->base_params->max_event_log_size;
  1243. priv->_agn.init_errlog_ptr = pieces.init_errlog_ptr;
  1244. priv->_agn.inst_evtlog_ptr = pieces.inst_evtlog_ptr;
  1245. if (pieces.inst_evtlog_size)
  1246. priv->_agn.inst_evtlog_size = (pieces.inst_evtlog_size - 16)/12;
  1247. else
  1248. priv->_agn.inst_evtlog_size =
  1249. priv->cfg->base_params->max_event_log_size;
  1250. priv->_agn.inst_errlog_ptr = pieces.inst_errlog_ptr;
  1251. priv->new_scan_threshold_behaviour =
  1252. !!(ucode_capa.flags & IWL_UCODE_TLV_FLAGS_NEWSCAN);
  1253. if ((priv->cfg->sku & EEPROM_SKU_CAP_IPAN_ENABLE) &&
  1254. (ucode_capa.flags & IWL_UCODE_TLV_FLAGS_PAN)) {
  1255. priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN);
  1256. priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN;
  1257. } else
  1258. priv->sta_key_max_num = STA_KEY_MAX_NUM;
  1259. if (priv->valid_contexts != BIT(IWL_RXON_CTX_BSS))
  1260. priv->cmd_queue = IWL_IPAN_CMD_QUEUE_NUM;
  1261. else
  1262. priv->cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM;
  1263. /*
  1264. * figure out the offset of chain noise reset and gain commands
  1265. * base on the size of standard phy calibration commands table size
  1266. */
  1267. if (ucode_capa.standard_phy_calibration_size >
  1268. IWL_MAX_PHY_CALIBRATE_TBL_SIZE)
  1269. ucode_capa.standard_phy_calibration_size =
  1270. IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE;
  1271. priv->_agn.phy_calib_chain_noise_reset_cmd =
  1272. ucode_capa.standard_phy_calibration_size;
  1273. priv->_agn.phy_calib_chain_noise_gain_cmd =
  1274. ucode_capa.standard_phy_calibration_size + 1;
  1275. /**************************************************
  1276. * This is still part of probe() in a sense...
  1277. *
  1278. * 9. Setup and register with mac80211 and debugfs
  1279. **************************************************/
  1280. err = iwl_mac_setup_register(priv, &ucode_capa);
  1281. if (err)
  1282. goto out_unbind;
  1283. err = iwl_dbgfs_register(priv, DRV_NAME);
  1284. if (err)
  1285. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1286. err = sysfs_create_group(&(priv->bus.dev->kobj),
  1287. &iwl_attribute_group);
  1288. if (err) {
  1289. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  1290. goto out_unbind;
  1291. }
  1292. /* We have our copies now, allow OS release its copies */
  1293. release_firmware(ucode_raw);
  1294. complete(&priv->_agn.firmware_loading_complete);
  1295. return;
  1296. try_again:
  1297. /* try next, if any */
  1298. if (iwl_request_firmware(priv, false))
  1299. goto out_unbind;
  1300. release_firmware(ucode_raw);
  1301. return;
  1302. err_pci_alloc:
  1303. IWL_ERR(priv, "failed to allocate pci memory\n");
  1304. iwl_dealloc_ucode(priv);
  1305. out_unbind:
  1306. complete(&priv->_agn.firmware_loading_complete);
  1307. device_release_driver(priv->bus.dev);
  1308. release_firmware(ucode_raw);
  1309. }
  1310. static const char * const desc_lookup_text[] = {
  1311. "OK",
  1312. "FAIL",
  1313. "BAD_PARAM",
  1314. "BAD_CHECKSUM",
  1315. "NMI_INTERRUPT_WDG",
  1316. "SYSASSERT",
  1317. "FATAL_ERROR",
  1318. "BAD_COMMAND",
  1319. "HW_ERROR_TUNE_LOCK",
  1320. "HW_ERROR_TEMPERATURE",
  1321. "ILLEGAL_CHAN_FREQ",
  1322. "VCC_NOT_STABLE",
  1323. "FH_ERROR",
  1324. "NMI_INTERRUPT_HOST",
  1325. "NMI_INTERRUPT_ACTION_PT",
  1326. "NMI_INTERRUPT_UNKNOWN",
  1327. "UCODE_VERSION_MISMATCH",
  1328. "HW_ERROR_ABS_LOCK",
  1329. "HW_ERROR_CAL_LOCK_FAIL",
  1330. "NMI_INTERRUPT_INST_ACTION_PT",
  1331. "NMI_INTERRUPT_DATA_ACTION_PT",
  1332. "NMI_TRM_HW_ER",
  1333. "NMI_INTERRUPT_TRM",
  1334. "NMI_INTERRUPT_BREAK_POINT",
  1335. "DEBUG_0",
  1336. "DEBUG_1",
  1337. "DEBUG_2",
  1338. "DEBUG_3",
  1339. };
  1340. static struct { char *name; u8 num; } advanced_lookup[] = {
  1341. { "NMI_INTERRUPT_WDG", 0x34 },
  1342. { "SYSASSERT", 0x35 },
  1343. { "UCODE_VERSION_MISMATCH", 0x37 },
  1344. { "BAD_COMMAND", 0x38 },
  1345. { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C },
  1346. { "FATAL_ERROR", 0x3D },
  1347. { "NMI_TRM_HW_ERR", 0x46 },
  1348. { "NMI_INTERRUPT_TRM", 0x4C },
  1349. { "NMI_INTERRUPT_BREAK_POINT", 0x54 },
  1350. { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C },
  1351. { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 },
  1352. { "NMI_INTERRUPT_HOST", 0x66 },
  1353. { "NMI_INTERRUPT_ACTION_PT", 0x7C },
  1354. { "NMI_INTERRUPT_UNKNOWN", 0x84 },
  1355. { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 },
  1356. { "ADVANCED_SYSASSERT", 0 },
  1357. };
  1358. static const char *desc_lookup(u32 num)
  1359. {
  1360. int i;
  1361. int max = ARRAY_SIZE(desc_lookup_text);
  1362. if (num < max)
  1363. return desc_lookup_text[num];
  1364. max = ARRAY_SIZE(advanced_lookup) - 1;
  1365. for (i = 0; i < max; i++) {
  1366. if (advanced_lookup[i].num == num)
  1367. break;
  1368. }
  1369. return advanced_lookup[i].name;
  1370. }
  1371. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1372. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1373. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1374. {
  1375. u32 base;
  1376. struct iwl_error_event_table table;
  1377. base = priv->device_pointers.error_event_table;
  1378. if (priv->ucode_type == IWL_UCODE_INIT) {
  1379. if (!base)
  1380. base = priv->_agn.init_errlog_ptr;
  1381. } else {
  1382. if (!base)
  1383. base = priv->_agn.inst_errlog_ptr;
  1384. }
  1385. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1386. IWL_ERR(priv,
  1387. "Not valid error log pointer 0x%08X for %s uCode\n",
  1388. base,
  1389. (priv->ucode_type == IWL_UCODE_INIT)
  1390. ? "Init" : "RT");
  1391. return;
  1392. }
  1393. iwl_read_targ_mem_words(priv, base, &table, sizeof(table));
  1394. if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
  1395. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1396. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1397. priv->status, table.valid);
  1398. }
  1399. priv->isr_stats.err_code = table.error_id;
  1400. trace_iwlwifi_dev_ucode_error(priv, table.error_id, table.tsf_low,
  1401. table.data1, table.data2, table.line,
  1402. table.blink1, table.blink2, table.ilink1,
  1403. table.ilink2, table.bcon_time, table.gp1,
  1404. table.gp2, table.gp3, table.ucode_ver,
  1405. table.hw_ver, table.brd_ver);
  1406. IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id,
  1407. desc_lookup(table.error_id));
  1408. IWL_ERR(priv, "0x%08X | uPc\n", table.pc);
  1409. IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1);
  1410. IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2);
  1411. IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1);
  1412. IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2);
  1413. IWL_ERR(priv, "0x%08X | data1\n", table.data1);
  1414. IWL_ERR(priv, "0x%08X | data2\n", table.data2);
  1415. IWL_ERR(priv, "0x%08X | line\n", table.line);
  1416. IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time);
  1417. IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low);
  1418. IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi);
  1419. IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1);
  1420. IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2);
  1421. IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3);
  1422. IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver);
  1423. IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver);
  1424. IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver);
  1425. IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd);
  1426. }
  1427. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1428. /**
  1429. * iwl_print_event_log - Dump error event log to syslog
  1430. *
  1431. */
  1432. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1433. u32 num_events, u32 mode,
  1434. int pos, char **buf, size_t bufsz)
  1435. {
  1436. u32 i;
  1437. u32 base; /* SRAM byte address of event log header */
  1438. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1439. u32 ptr; /* SRAM byte address of log data */
  1440. u32 ev, time, data; /* event log data */
  1441. unsigned long reg_flags;
  1442. if (num_events == 0)
  1443. return pos;
  1444. base = priv->device_pointers.log_event_table;
  1445. if (priv->ucode_type == IWL_UCODE_INIT) {
  1446. if (!base)
  1447. base = priv->_agn.init_evtlog_ptr;
  1448. } else {
  1449. if (!base)
  1450. base = priv->_agn.inst_evtlog_ptr;
  1451. }
  1452. if (mode == 0)
  1453. event_size = 2 * sizeof(u32);
  1454. else
  1455. event_size = 3 * sizeof(u32);
  1456. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1457. /* Make sure device is powered up for SRAM reads */
  1458. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1459. iwl_grab_nic_access(priv);
  1460. /* Set starting address; reads will auto-increment */
  1461. iwl_write32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1462. rmb();
  1463. /* "time" is actually "data" for mode 0 (no timestamp).
  1464. * place event id # at far right for easier visual parsing. */
  1465. for (i = 0; i < num_events; i++) {
  1466. ev = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1467. time = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1468. if (mode == 0) {
  1469. /* data, ev */
  1470. if (bufsz) {
  1471. pos += scnprintf(*buf + pos, bufsz - pos,
  1472. "EVT_LOG:0x%08x:%04u\n",
  1473. time, ev);
  1474. } else {
  1475. trace_iwlwifi_dev_ucode_event(priv, 0,
  1476. time, ev);
  1477. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1478. time, ev);
  1479. }
  1480. } else {
  1481. data = iwl_read32(priv, HBUS_TARG_MEM_RDAT);
  1482. if (bufsz) {
  1483. pos += scnprintf(*buf + pos, bufsz - pos,
  1484. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1485. time, data, ev);
  1486. } else {
  1487. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1488. time, data, ev);
  1489. trace_iwlwifi_dev_ucode_event(priv, time,
  1490. data, ev);
  1491. }
  1492. }
  1493. }
  1494. /* Allow device to power down */
  1495. iwl_release_nic_access(priv);
  1496. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1497. return pos;
  1498. }
  1499. /**
  1500. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1501. */
  1502. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1503. u32 num_wraps, u32 next_entry,
  1504. u32 size, u32 mode,
  1505. int pos, char **buf, size_t bufsz)
  1506. {
  1507. /*
  1508. * display the newest DEFAULT_LOG_ENTRIES entries
  1509. * i.e the entries just before the next ont that uCode would fill.
  1510. */
  1511. if (num_wraps) {
  1512. if (next_entry < size) {
  1513. pos = iwl_print_event_log(priv,
  1514. capacity - (size - next_entry),
  1515. size - next_entry, mode,
  1516. pos, buf, bufsz);
  1517. pos = iwl_print_event_log(priv, 0,
  1518. next_entry, mode,
  1519. pos, buf, bufsz);
  1520. } else
  1521. pos = iwl_print_event_log(priv, next_entry - size,
  1522. size, mode, pos, buf, bufsz);
  1523. } else {
  1524. if (next_entry < size) {
  1525. pos = iwl_print_event_log(priv, 0, next_entry,
  1526. mode, pos, buf, bufsz);
  1527. } else {
  1528. pos = iwl_print_event_log(priv, next_entry - size,
  1529. size, mode, pos, buf, bufsz);
  1530. }
  1531. }
  1532. return pos;
  1533. }
  1534. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1535. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1536. char **buf, bool display)
  1537. {
  1538. u32 base; /* SRAM byte address of event log header */
  1539. u32 capacity; /* event log capacity in # entries */
  1540. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1541. u32 num_wraps; /* # times uCode wrapped to top of log */
  1542. u32 next_entry; /* index of next entry to be written by uCode */
  1543. u32 size; /* # entries that we'll print */
  1544. u32 logsize;
  1545. int pos = 0;
  1546. size_t bufsz = 0;
  1547. base = priv->device_pointers.log_event_table;
  1548. if (priv->ucode_type == IWL_UCODE_INIT) {
  1549. logsize = priv->_agn.init_evtlog_size;
  1550. if (!base)
  1551. base = priv->_agn.init_evtlog_ptr;
  1552. } else {
  1553. logsize = priv->_agn.inst_evtlog_size;
  1554. if (!base)
  1555. base = priv->_agn.inst_evtlog_ptr;
  1556. }
  1557. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1558. IWL_ERR(priv,
  1559. "Invalid event log pointer 0x%08X for %s uCode\n",
  1560. base,
  1561. (priv->ucode_type == IWL_UCODE_INIT)
  1562. ? "Init" : "RT");
  1563. return -EINVAL;
  1564. }
  1565. /* event log header */
  1566. capacity = iwl_read_targ_mem(priv, base);
  1567. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1568. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1569. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1570. if (capacity > logsize) {
  1571. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1572. capacity, logsize);
  1573. capacity = logsize;
  1574. }
  1575. if (next_entry > logsize) {
  1576. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1577. next_entry, logsize);
  1578. next_entry = logsize;
  1579. }
  1580. size = num_wraps ? capacity : next_entry;
  1581. /* bail out if nothing in log */
  1582. if (size == 0) {
  1583. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1584. return pos;
  1585. }
  1586. /* enable/disable bt channel inhibition */
  1587. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  1588. #ifdef CONFIG_IWLWIFI_DEBUG
  1589. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1590. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1591. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1592. #else
  1593. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1594. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1595. #endif
  1596. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1597. size);
  1598. #ifdef CONFIG_IWLWIFI_DEBUG
  1599. if (display) {
  1600. if (full_log)
  1601. bufsz = capacity * 48;
  1602. else
  1603. bufsz = size * 48;
  1604. *buf = kmalloc(bufsz, GFP_KERNEL);
  1605. if (!*buf)
  1606. return -ENOMEM;
  1607. }
  1608. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1609. /*
  1610. * if uCode has wrapped back to top of log,
  1611. * start at the oldest entry,
  1612. * i.e the next one that uCode would fill.
  1613. */
  1614. if (num_wraps)
  1615. pos = iwl_print_event_log(priv, next_entry,
  1616. capacity - next_entry, mode,
  1617. pos, buf, bufsz);
  1618. /* (then/else) start at top of log */
  1619. pos = iwl_print_event_log(priv, 0,
  1620. next_entry, mode, pos, buf, bufsz);
  1621. } else
  1622. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1623. next_entry, size, mode,
  1624. pos, buf, bufsz);
  1625. #else
  1626. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1627. next_entry, size, mode,
  1628. pos, buf, bufsz);
  1629. #endif
  1630. return pos;
  1631. }
  1632. static void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1633. {
  1634. struct iwl_ct_kill_config cmd;
  1635. struct iwl_ct_kill_throttling_config adv_cmd;
  1636. unsigned long flags;
  1637. int ret = 0;
  1638. spin_lock_irqsave(&priv->lock, flags);
  1639. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1640. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1641. spin_unlock_irqrestore(&priv->lock, flags);
  1642. priv->thermal_throttle.ct_kill_toggle = false;
  1643. if (priv->cfg->base_params->support_ct_kill_exit) {
  1644. adv_cmd.critical_temperature_enter =
  1645. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1646. adv_cmd.critical_temperature_exit =
  1647. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1648. ret = trans_send_cmd_pdu(priv,
  1649. REPLY_CT_KILL_CONFIG_CMD,
  1650. CMD_SYNC, sizeof(adv_cmd), &adv_cmd);
  1651. if (ret)
  1652. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1653. else
  1654. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1655. "succeeded, "
  1656. "critical temperature enter is %d,"
  1657. "exit is %d\n",
  1658. priv->hw_params.ct_kill_threshold,
  1659. priv->hw_params.ct_kill_exit_threshold);
  1660. } else {
  1661. cmd.critical_temperature_R =
  1662. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1663. ret = trans_send_cmd_pdu(priv,
  1664. REPLY_CT_KILL_CONFIG_CMD,
  1665. CMD_SYNC, sizeof(cmd), &cmd);
  1666. if (ret)
  1667. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1668. else
  1669. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1670. "succeeded, "
  1671. "critical temperature is %d\n",
  1672. priv->hw_params.ct_kill_threshold);
  1673. }
  1674. }
  1675. static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg)
  1676. {
  1677. struct iwl_calib_cfg_cmd calib_cfg_cmd;
  1678. struct iwl_host_cmd cmd = {
  1679. .id = CALIBRATION_CFG_CMD,
  1680. .len = { sizeof(struct iwl_calib_cfg_cmd), },
  1681. .data = { &calib_cfg_cmd, },
  1682. };
  1683. memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd));
  1684. calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_INIT_CFG_ALL;
  1685. calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg);
  1686. return trans_send_cmd(priv, &cmd);
  1687. }
  1688. /**
  1689. * iwl_alive_start - called after REPLY_ALIVE notification received
  1690. * from protocol/runtime uCode (initialization uCode's
  1691. * Alive gets handled by iwl_init_alive_start()).
  1692. */
  1693. int iwl_alive_start(struct iwl_priv *priv)
  1694. {
  1695. int ret = 0;
  1696. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  1697. iwl_reset_ict(priv);
  1698. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1699. /* After the ALIVE response, we can send host commands to the uCode */
  1700. set_bit(STATUS_ALIVE, &priv->status);
  1701. /* Enable watchdog to monitor the driver tx queues */
  1702. iwl_setup_watchdog(priv);
  1703. if (iwl_is_rfkill(priv))
  1704. return -ERFKILL;
  1705. /* download priority table before any calibration request */
  1706. if (priv->cfg->bt_params &&
  1707. priv->cfg->bt_params->advanced_bt_coexist) {
  1708. /* Configure Bluetooth device coexistence support */
  1709. if (priv->cfg->bt_params->bt_sco_disable)
  1710. priv->bt_enable_pspoll = false;
  1711. else
  1712. priv->bt_enable_pspoll = true;
  1713. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  1714. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  1715. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  1716. iwlagn_send_advance_bt_config(priv);
  1717. priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS;
  1718. priv->cur_rssi_ctx = NULL;
  1719. iwlagn_send_prio_tbl(priv);
  1720. /* FIXME: w/a to force change uCode BT state machine */
  1721. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN,
  1722. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1723. if (ret)
  1724. return ret;
  1725. ret = iwlagn_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE,
  1726. BT_COEX_PRIO_TBL_EVT_INIT_CALIB2);
  1727. if (ret)
  1728. return ret;
  1729. } else {
  1730. /*
  1731. * default is 2-wire BT coexexistence support
  1732. */
  1733. iwl_send_bt_config(priv);
  1734. }
  1735. if (priv->hw_params.calib_rt_cfg)
  1736. iwlagn_send_calib_cfg_rt(priv, priv->hw_params.calib_rt_cfg);
  1737. ieee80211_wake_queues(priv->hw);
  1738. priv->active_rate = IWL_RATES_MASK;
  1739. /* Configure Tx antenna selection based on H/W config */
  1740. iwlagn_send_tx_ant_config(priv, priv->cfg->valid_tx_ant);
  1741. if (iwl_is_associated_ctx(ctx)) {
  1742. struct iwl_rxon_cmd *active_rxon =
  1743. (struct iwl_rxon_cmd *)&ctx->active;
  1744. /* apply any changes in staging */
  1745. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1746. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1747. } else {
  1748. struct iwl_rxon_context *tmp;
  1749. /* Initialize our rx_config data */
  1750. for_each_context(priv, tmp)
  1751. iwl_connection_init_rx_config(priv, tmp);
  1752. iwlagn_set_rxon_chain(priv, ctx);
  1753. }
  1754. iwl_reset_run_time_calib(priv);
  1755. set_bit(STATUS_READY, &priv->status);
  1756. /* Configure the adapter for unassociated operation */
  1757. ret = iwlagn_commit_rxon(priv, ctx);
  1758. if (ret)
  1759. return ret;
  1760. /* At this point, the NIC is initialized and operational */
  1761. iwl_rf_kill_ct_config(priv);
  1762. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1763. return iwl_power_update_mode(priv, true);
  1764. }
  1765. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1766. static void __iwl_down(struct iwl_priv *priv)
  1767. {
  1768. int exit_pending;
  1769. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1770. iwl_scan_cancel_timeout(priv, 200);
  1771. exit_pending = test_and_set_bit(STATUS_EXIT_PENDING, &priv->status);
  1772. /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set
  1773. * to prevent rearm timer */
  1774. del_timer_sync(&priv->watchdog);
  1775. iwl_clear_ucode_stations(priv, NULL);
  1776. iwl_dealloc_bcast_stations(priv);
  1777. iwl_clear_driver_stations(priv);
  1778. /* reset BT coex data */
  1779. priv->bt_status = 0;
  1780. priv->cur_rssi_ctx = NULL;
  1781. priv->bt_is_sco = 0;
  1782. if (priv->cfg->bt_params)
  1783. priv->bt_traffic_load =
  1784. priv->cfg->bt_params->bt_init_traffic_load;
  1785. else
  1786. priv->bt_traffic_load = 0;
  1787. priv->bt_full_concurrent = false;
  1788. priv->bt_ci_compliance = 0;
  1789. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1790. * exiting the module */
  1791. if (!exit_pending)
  1792. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1793. if (priv->mac80211_registered)
  1794. ieee80211_stop_queues(priv->hw);
  1795. /* Clear out all status bits but a few that are stable across reset */
  1796. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1797. STATUS_RF_KILL_HW |
  1798. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1799. STATUS_GEO_CONFIGURED |
  1800. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1801. STATUS_FW_ERROR |
  1802. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1803. STATUS_EXIT_PENDING;
  1804. iwlagn_stop_device(priv);
  1805. dev_kfree_skb(priv->beacon_skb);
  1806. priv->beacon_skb = NULL;
  1807. }
  1808. static void iwl_down(struct iwl_priv *priv)
  1809. {
  1810. mutex_lock(&priv->mutex);
  1811. __iwl_down(priv);
  1812. mutex_unlock(&priv->mutex);
  1813. iwl_cancel_deferred_work(priv);
  1814. }
  1815. #define HW_READY_TIMEOUT (50)
  1816. /* Note: returns poll_bit return value, which is >= 0 if success */
  1817. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1818. {
  1819. int ret;
  1820. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1821. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1822. /* See if we got it */
  1823. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1824. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1825. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1826. HW_READY_TIMEOUT);
  1827. IWL_DEBUG_INFO(priv, "hardware%s ready\n", ret < 0 ? " not" : "");
  1828. return ret;
  1829. }
  1830. /* Note: returns standard 0/-ERROR code */
  1831. int iwl_prepare_card_hw(struct iwl_priv *priv)
  1832. {
  1833. int ret;
  1834. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter\n");
  1835. ret = iwl_set_hw_ready(priv);
  1836. if (ret >= 0)
  1837. return 0;
  1838. /* If HW is not ready, prepare the conditions to check again */
  1839. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1840. CSR_HW_IF_CONFIG_REG_PREPARE);
  1841. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1842. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1843. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1844. if (ret < 0)
  1845. return ret;
  1846. /* HW should be ready by now, check again. */
  1847. ret = iwl_set_hw_ready(priv);
  1848. if (ret >= 0)
  1849. return 0;
  1850. return ret;
  1851. }
  1852. #define MAX_HW_RESTARTS 5
  1853. static int __iwl_up(struct iwl_priv *priv)
  1854. {
  1855. struct iwl_rxon_context *ctx;
  1856. int ret;
  1857. lockdep_assert_held(&priv->mutex);
  1858. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1859. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1860. return -EIO;
  1861. }
  1862. for_each_context(priv, ctx) {
  1863. ret = iwlagn_alloc_bcast_station(priv, ctx);
  1864. if (ret) {
  1865. iwl_dealloc_bcast_stations(priv);
  1866. return ret;
  1867. }
  1868. }
  1869. ret = iwlagn_run_init_ucode(priv);
  1870. if (ret) {
  1871. IWL_ERR(priv, "Failed to run INIT ucode: %d\n", ret);
  1872. goto error;
  1873. }
  1874. ret = iwlagn_load_ucode_wait_alive(priv,
  1875. &priv->ucode_rt,
  1876. IWL_UCODE_REGULAR);
  1877. if (ret) {
  1878. IWL_ERR(priv, "Failed to start RT ucode: %d\n", ret);
  1879. goto error;
  1880. }
  1881. ret = iwl_alive_start(priv);
  1882. if (ret)
  1883. goto error;
  1884. return 0;
  1885. error:
  1886. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1887. __iwl_down(priv);
  1888. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1889. IWL_ERR(priv, "Unable to initialize device.\n");
  1890. return ret;
  1891. }
  1892. /*****************************************************************************
  1893. *
  1894. * Workqueue callbacks
  1895. *
  1896. *****************************************************************************/
  1897. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1898. {
  1899. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1900. run_time_calib_work);
  1901. mutex_lock(&priv->mutex);
  1902. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1903. test_bit(STATUS_SCANNING, &priv->status)) {
  1904. mutex_unlock(&priv->mutex);
  1905. return;
  1906. }
  1907. if (priv->start_calib) {
  1908. iwl_chain_noise_calibration(priv);
  1909. iwl_sensitivity_calibration(priv);
  1910. }
  1911. mutex_unlock(&priv->mutex);
  1912. }
  1913. static void iwlagn_prepare_restart(struct iwl_priv *priv)
  1914. {
  1915. struct iwl_rxon_context *ctx;
  1916. bool bt_full_concurrent;
  1917. u8 bt_ci_compliance;
  1918. u8 bt_load;
  1919. u8 bt_status;
  1920. bool bt_is_sco;
  1921. lockdep_assert_held(&priv->mutex);
  1922. for_each_context(priv, ctx)
  1923. ctx->vif = NULL;
  1924. priv->is_open = 0;
  1925. /*
  1926. * __iwl_down() will clear the BT status variables,
  1927. * which is correct, but when we restart we really
  1928. * want to keep them so restore them afterwards.
  1929. *
  1930. * The restart process will later pick them up and
  1931. * re-configure the hw when we reconfigure the BT
  1932. * command.
  1933. */
  1934. bt_full_concurrent = priv->bt_full_concurrent;
  1935. bt_ci_compliance = priv->bt_ci_compliance;
  1936. bt_load = priv->bt_traffic_load;
  1937. bt_status = priv->bt_status;
  1938. bt_is_sco = priv->bt_is_sco;
  1939. __iwl_down(priv);
  1940. priv->bt_full_concurrent = bt_full_concurrent;
  1941. priv->bt_ci_compliance = bt_ci_compliance;
  1942. priv->bt_traffic_load = bt_load;
  1943. priv->bt_status = bt_status;
  1944. priv->bt_is_sco = bt_is_sco;
  1945. }
  1946. static void iwl_bg_restart(struct work_struct *data)
  1947. {
  1948. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1949. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1950. return;
  1951. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  1952. mutex_lock(&priv->mutex);
  1953. iwlagn_prepare_restart(priv);
  1954. mutex_unlock(&priv->mutex);
  1955. iwl_cancel_deferred_work(priv);
  1956. ieee80211_restart_hw(priv->hw);
  1957. } else {
  1958. WARN_ON(1);
  1959. }
  1960. }
  1961. static void iwl_bg_rx_replenish(struct work_struct *data)
  1962. {
  1963. struct iwl_priv *priv =
  1964. container_of(data, struct iwl_priv, rx_replenish);
  1965. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1966. return;
  1967. mutex_lock(&priv->mutex);
  1968. iwlagn_rx_replenish(priv);
  1969. mutex_unlock(&priv->mutex);
  1970. }
  1971. static int iwl_mac_offchannel_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  1972. struct ieee80211_channel *chan,
  1973. enum nl80211_channel_type channel_type,
  1974. unsigned int wait)
  1975. {
  1976. struct iwl_priv *priv = hw->priv;
  1977. int ret;
  1978. /* Not supported if we don't have PAN */
  1979. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN))) {
  1980. ret = -EOPNOTSUPP;
  1981. goto free;
  1982. }
  1983. /* Not supported on pre-P2P firmware */
  1984. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  1985. BIT(NL80211_IFTYPE_P2P_CLIENT))) {
  1986. ret = -EOPNOTSUPP;
  1987. goto free;
  1988. }
  1989. mutex_lock(&priv->mutex);
  1990. if (!priv->contexts[IWL_RXON_CTX_PAN].is_active) {
  1991. /*
  1992. * If the PAN context is free, use the normal
  1993. * way of doing remain-on-channel offload + TX.
  1994. */
  1995. ret = 1;
  1996. goto out;
  1997. }
  1998. /* TODO: queue up if scanning? */
  1999. if (test_bit(STATUS_SCANNING, &priv->status) ||
  2000. priv->_agn.offchan_tx_skb) {
  2001. ret = -EBUSY;
  2002. goto out;
  2003. }
  2004. /*
  2005. * max_scan_ie_len doesn't include the blank SSID or the header,
  2006. * so need to add that again here.
  2007. */
  2008. if (skb->len > hw->wiphy->max_scan_ie_len + 24 + 2) {
  2009. ret = -ENOBUFS;
  2010. goto out;
  2011. }
  2012. priv->_agn.offchan_tx_skb = skb;
  2013. priv->_agn.offchan_tx_timeout = wait;
  2014. priv->_agn.offchan_tx_chan = chan;
  2015. ret = iwl_scan_initiate(priv, priv->contexts[IWL_RXON_CTX_PAN].vif,
  2016. IWL_SCAN_OFFCH_TX, chan->band);
  2017. if (ret)
  2018. priv->_agn.offchan_tx_skb = NULL;
  2019. out:
  2020. mutex_unlock(&priv->mutex);
  2021. free:
  2022. if (ret < 0)
  2023. kfree_skb(skb);
  2024. return ret;
  2025. }
  2026. static int iwl_mac_offchannel_tx_cancel_wait(struct ieee80211_hw *hw)
  2027. {
  2028. struct iwl_priv *priv = hw->priv;
  2029. int ret;
  2030. mutex_lock(&priv->mutex);
  2031. if (!priv->_agn.offchan_tx_skb) {
  2032. ret = -EINVAL;
  2033. goto unlock;
  2034. }
  2035. priv->_agn.offchan_tx_skb = NULL;
  2036. ret = iwl_scan_cancel_timeout(priv, 200);
  2037. if (ret)
  2038. ret = -EIO;
  2039. unlock:
  2040. mutex_unlock(&priv->mutex);
  2041. return ret;
  2042. }
  2043. /*****************************************************************************
  2044. *
  2045. * mac80211 entry point functions
  2046. *
  2047. *****************************************************************************/
  2048. static const struct ieee80211_iface_limit iwlagn_sta_ap_limits[] = {
  2049. {
  2050. .max = 1,
  2051. .types = BIT(NL80211_IFTYPE_STATION),
  2052. },
  2053. {
  2054. .max = 1,
  2055. .types = BIT(NL80211_IFTYPE_AP),
  2056. },
  2057. };
  2058. static const struct ieee80211_iface_limit iwlagn_2sta_limits[] = {
  2059. {
  2060. .max = 2,
  2061. .types = BIT(NL80211_IFTYPE_STATION),
  2062. },
  2063. };
  2064. static const struct ieee80211_iface_limit iwlagn_p2p_sta_go_limits[] = {
  2065. {
  2066. .max = 1,
  2067. .types = BIT(NL80211_IFTYPE_STATION),
  2068. },
  2069. {
  2070. .max = 1,
  2071. .types = BIT(NL80211_IFTYPE_P2P_GO) |
  2072. BIT(NL80211_IFTYPE_AP),
  2073. },
  2074. };
  2075. static const struct ieee80211_iface_limit iwlagn_p2p_2sta_limits[] = {
  2076. {
  2077. .max = 2,
  2078. .types = BIT(NL80211_IFTYPE_STATION),
  2079. },
  2080. {
  2081. .max = 1,
  2082. .types = BIT(NL80211_IFTYPE_P2P_CLIENT),
  2083. },
  2084. };
  2085. static const struct ieee80211_iface_combination
  2086. iwlagn_iface_combinations_dualmode[] = {
  2087. { .num_different_channels = 1,
  2088. .max_interfaces = 2,
  2089. .beacon_int_infra_match = true,
  2090. .limits = iwlagn_sta_ap_limits,
  2091. .n_limits = ARRAY_SIZE(iwlagn_sta_ap_limits),
  2092. },
  2093. { .num_different_channels = 1,
  2094. .max_interfaces = 2,
  2095. .limits = iwlagn_2sta_limits,
  2096. .n_limits = ARRAY_SIZE(iwlagn_2sta_limits),
  2097. },
  2098. };
  2099. static const struct ieee80211_iface_combination
  2100. iwlagn_iface_combinations_p2p[] = {
  2101. { .num_different_channels = 1,
  2102. .max_interfaces = 2,
  2103. .beacon_int_infra_match = true,
  2104. .limits = iwlagn_p2p_sta_go_limits,
  2105. .n_limits = ARRAY_SIZE(iwlagn_p2p_sta_go_limits),
  2106. },
  2107. { .num_different_channels = 1,
  2108. .max_interfaces = 2,
  2109. .limits = iwlagn_p2p_2sta_limits,
  2110. .n_limits = ARRAY_SIZE(iwlagn_p2p_2sta_limits),
  2111. },
  2112. };
  2113. /*
  2114. * Not a mac80211 entry point function, but it fits in with all the
  2115. * other mac80211 functions grouped here.
  2116. */
  2117. static int iwl_mac_setup_register(struct iwl_priv *priv,
  2118. struct iwlagn_ucode_capabilities *capa)
  2119. {
  2120. int ret;
  2121. struct ieee80211_hw *hw = priv->hw;
  2122. struct iwl_rxon_context *ctx;
  2123. hw->rate_control_algorithm = "iwl-agn-rs";
  2124. /* Tell mac80211 our characteristics */
  2125. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2126. IEEE80211_HW_AMPDU_AGGREGATION |
  2127. IEEE80211_HW_NEED_DTIM_PERIOD |
  2128. IEEE80211_HW_SPECTRUM_MGMT |
  2129. IEEE80211_HW_REPORTS_TX_ACK_STATUS;
  2130. hw->max_tx_aggregation_subframes = LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2131. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2132. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2133. if (priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE)
  2134. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2135. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2136. if (capa->flags & IWL_UCODE_TLV_FLAGS_MFP)
  2137. hw->flags |= IEEE80211_HW_MFP_CAPABLE;
  2138. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2139. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  2140. for_each_context(priv, ctx) {
  2141. hw->wiphy->interface_modes |= ctx->interface_modes;
  2142. hw->wiphy->interface_modes |= ctx->exclusive_interface_modes;
  2143. }
  2144. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2145. if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_P2P_CLIENT)) {
  2146. hw->wiphy->iface_combinations = iwlagn_iface_combinations_p2p;
  2147. hw->wiphy->n_iface_combinations =
  2148. ARRAY_SIZE(iwlagn_iface_combinations_p2p);
  2149. } else if (hw->wiphy->interface_modes & BIT(NL80211_IFTYPE_AP)) {
  2150. hw->wiphy->iface_combinations = iwlagn_iface_combinations_dualmode;
  2151. hw->wiphy->n_iface_combinations =
  2152. ARRAY_SIZE(iwlagn_iface_combinations_dualmode);
  2153. }
  2154. hw->wiphy->max_remain_on_channel_duration = 1000;
  2155. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2156. WIPHY_FLAG_DISABLE_BEACON_HINTS |
  2157. WIPHY_FLAG_IBSS_RSN;
  2158. if (iwlagn_mod_params.power_save)
  2159. hw->wiphy->flags |= WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2160. else
  2161. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2162. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2163. /* we create the 802.11 header and a zero-length SSID element */
  2164. hw->wiphy->max_scan_ie_len = capa->max_probe_length - 24 - 2;
  2165. /* Default value; 4 EDCA QOS priorities */
  2166. hw->queues = 4;
  2167. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2168. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2169. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2170. &priv->bands[IEEE80211_BAND_2GHZ];
  2171. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2172. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2173. &priv->bands[IEEE80211_BAND_5GHZ];
  2174. iwl_leds_init(priv);
  2175. ret = ieee80211_register_hw(priv->hw);
  2176. if (ret) {
  2177. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2178. return ret;
  2179. }
  2180. priv->mac80211_registered = 1;
  2181. return 0;
  2182. }
  2183. static int iwlagn_mac_start(struct ieee80211_hw *hw)
  2184. {
  2185. struct iwl_priv *priv = hw->priv;
  2186. int ret;
  2187. IWL_DEBUG_MAC80211(priv, "enter\n");
  2188. /* we should be verifying the device is ready to be opened */
  2189. mutex_lock(&priv->mutex);
  2190. ret = __iwl_up(priv);
  2191. mutex_unlock(&priv->mutex);
  2192. if (ret)
  2193. return ret;
  2194. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2195. /* Now we should be done, and the READY bit should be set. */
  2196. if (WARN_ON(!test_bit(STATUS_READY, &priv->status)))
  2197. ret = -EIO;
  2198. iwlagn_led_enable(priv);
  2199. priv->is_open = 1;
  2200. IWL_DEBUG_MAC80211(priv, "leave\n");
  2201. return 0;
  2202. }
  2203. static void iwlagn_mac_stop(struct ieee80211_hw *hw)
  2204. {
  2205. struct iwl_priv *priv = hw->priv;
  2206. IWL_DEBUG_MAC80211(priv, "enter\n");
  2207. if (!priv->is_open)
  2208. return;
  2209. priv->is_open = 0;
  2210. iwl_down(priv);
  2211. flush_workqueue(priv->workqueue);
  2212. /* User space software may expect getting rfkill changes
  2213. * even if interface is down */
  2214. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2215. iwl_enable_rfkill_int(priv);
  2216. IWL_DEBUG_MAC80211(priv, "leave\n");
  2217. }
  2218. static void iwlagn_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2219. {
  2220. struct iwl_priv *priv = hw->priv;
  2221. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2222. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2223. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2224. if (iwlagn_tx_skb(priv, skb))
  2225. dev_kfree_skb_any(skb);
  2226. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2227. }
  2228. static void iwlagn_mac_update_tkip_key(struct ieee80211_hw *hw,
  2229. struct ieee80211_vif *vif,
  2230. struct ieee80211_key_conf *keyconf,
  2231. struct ieee80211_sta *sta,
  2232. u32 iv32, u16 *phase1key)
  2233. {
  2234. struct iwl_priv *priv = hw->priv;
  2235. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2236. IWL_DEBUG_MAC80211(priv, "enter\n");
  2237. iwl_update_tkip_key(priv, vif_priv->ctx, keyconf, sta,
  2238. iv32, phase1key);
  2239. IWL_DEBUG_MAC80211(priv, "leave\n");
  2240. }
  2241. static int iwlagn_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2242. struct ieee80211_vif *vif,
  2243. struct ieee80211_sta *sta,
  2244. struct ieee80211_key_conf *key)
  2245. {
  2246. struct iwl_priv *priv = hw->priv;
  2247. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2248. struct iwl_rxon_context *ctx = vif_priv->ctx;
  2249. int ret;
  2250. u8 sta_id;
  2251. bool is_default_wep_key = false;
  2252. IWL_DEBUG_MAC80211(priv, "enter\n");
  2253. if (iwlagn_mod_params.sw_crypto) {
  2254. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2255. return -EOPNOTSUPP;
  2256. }
  2257. /*
  2258. * To support IBSS RSN, don't program group keys in IBSS, the
  2259. * hardware will then not attempt to decrypt the frames.
  2260. */
  2261. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2262. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE))
  2263. return -EOPNOTSUPP;
  2264. sta_id = iwl_sta_id_or_broadcast(priv, vif_priv->ctx, sta);
  2265. if (sta_id == IWL_INVALID_STATION)
  2266. return -EINVAL;
  2267. mutex_lock(&priv->mutex);
  2268. iwl_scan_cancel_timeout(priv, 100);
  2269. /*
  2270. * If we are getting WEP group key and we didn't receive any key mapping
  2271. * so far, we are in legacy wep mode (group key only), otherwise we are
  2272. * in 1X mode.
  2273. * In legacy wep mode, we use another host command to the uCode.
  2274. */
  2275. if ((key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  2276. key->cipher == WLAN_CIPHER_SUITE_WEP104) &&
  2277. !sta) {
  2278. if (cmd == SET_KEY)
  2279. is_default_wep_key = !ctx->key_mapping_keys;
  2280. else
  2281. is_default_wep_key =
  2282. (key->hw_key_idx == HW_KEY_DEFAULT);
  2283. }
  2284. switch (cmd) {
  2285. case SET_KEY:
  2286. if (is_default_wep_key)
  2287. ret = iwl_set_default_wep_key(priv, vif_priv->ctx, key);
  2288. else
  2289. ret = iwl_set_dynamic_key(priv, vif_priv->ctx,
  2290. key, sta_id);
  2291. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2292. break;
  2293. case DISABLE_KEY:
  2294. if (is_default_wep_key)
  2295. ret = iwl_remove_default_wep_key(priv, ctx, key);
  2296. else
  2297. ret = iwl_remove_dynamic_key(priv, ctx, key, sta_id);
  2298. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2299. break;
  2300. default:
  2301. ret = -EINVAL;
  2302. }
  2303. mutex_unlock(&priv->mutex);
  2304. IWL_DEBUG_MAC80211(priv, "leave\n");
  2305. return ret;
  2306. }
  2307. static int iwlagn_mac_ampdu_action(struct ieee80211_hw *hw,
  2308. struct ieee80211_vif *vif,
  2309. enum ieee80211_ampdu_mlme_action action,
  2310. struct ieee80211_sta *sta, u16 tid, u16 *ssn,
  2311. u8 buf_size)
  2312. {
  2313. struct iwl_priv *priv = hw->priv;
  2314. int ret = -EINVAL;
  2315. struct iwl_station_priv *sta_priv = (void *) sta->drv_priv;
  2316. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2317. sta->addr, tid);
  2318. if (!(priv->cfg->sku & EEPROM_SKU_CAP_11N_ENABLE))
  2319. return -EACCES;
  2320. mutex_lock(&priv->mutex);
  2321. switch (action) {
  2322. case IEEE80211_AMPDU_RX_START:
  2323. IWL_DEBUG_HT(priv, "start Rx\n");
  2324. ret = iwl_sta_rx_agg_start(priv, sta, tid, *ssn);
  2325. break;
  2326. case IEEE80211_AMPDU_RX_STOP:
  2327. IWL_DEBUG_HT(priv, "stop Rx\n");
  2328. ret = iwl_sta_rx_agg_stop(priv, sta, tid);
  2329. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2330. ret = 0;
  2331. break;
  2332. case IEEE80211_AMPDU_TX_START:
  2333. IWL_DEBUG_HT(priv, "start Tx\n");
  2334. ret = iwlagn_tx_agg_start(priv, vif, sta, tid, ssn);
  2335. if (ret == 0) {
  2336. priv->_agn.agg_tids_count++;
  2337. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2338. priv->_agn.agg_tids_count);
  2339. }
  2340. break;
  2341. case IEEE80211_AMPDU_TX_STOP:
  2342. IWL_DEBUG_HT(priv, "stop Tx\n");
  2343. ret = iwlagn_tx_agg_stop(priv, vif, sta, tid);
  2344. if ((ret == 0) && (priv->_agn.agg_tids_count > 0)) {
  2345. priv->_agn.agg_tids_count--;
  2346. IWL_DEBUG_HT(priv, "priv->_agn.agg_tids_count = %u\n",
  2347. priv->_agn.agg_tids_count);
  2348. }
  2349. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2350. ret = 0;
  2351. if (priv->cfg->ht_params &&
  2352. priv->cfg->ht_params->use_rts_for_aggregation) {
  2353. /*
  2354. * switch off RTS/CTS if it was previously enabled
  2355. */
  2356. sta_priv->lq_sta.lq.general_params.flags &=
  2357. ~LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2358. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2359. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2360. }
  2361. break;
  2362. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2363. buf_size = min_t(int, buf_size, LINK_QUAL_AGG_FRAME_LIMIT_DEF);
  2364. iwlagn_txq_agg_queue_setup(priv, sta, tid, buf_size);
  2365. /*
  2366. * If the limit is 0, then it wasn't initialised yet,
  2367. * use the default. We can do that since we take the
  2368. * minimum below, and we don't want to go above our
  2369. * default due to hardware restrictions.
  2370. */
  2371. if (sta_priv->max_agg_bufsize == 0)
  2372. sta_priv->max_agg_bufsize =
  2373. LINK_QUAL_AGG_FRAME_LIMIT_DEF;
  2374. /*
  2375. * Even though in theory the peer could have different
  2376. * aggregation reorder buffer sizes for different sessions,
  2377. * our ucode doesn't allow for that and has a global limit
  2378. * for each station. Therefore, use the minimum of all the
  2379. * aggregation sessions and our default value.
  2380. */
  2381. sta_priv->max_agg_bufsize =
  2382. min(sta_priv->max_agg_bufsize, buf_size);
  2383. if (priv->cfg->ht_params &&
  2384. priv->cfg->ht_params->use_rts_for_aggregation) {
  2385. /*
  2386. * switch to RTS/CTS if it is the prefer protection
  2387. * method for HT traffic
  2388. */
  2389. sta_priv->lq_sta.lq.general_params.flags |=
  2390. LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK;
  2391. }
  2392. sta_priv->lq_sta.lq.agg_params.agg_frame_cnt_limit =
  2393. sta_priv->max_agg_bufsize;
  2394. iwl_send_lq_cmd(priv, iwl_rxon_ctx_from_vif(vif),
  2395. &sta_priv->lq_sta.lq, CMD_ASYNC, false);
  2396. IWL_INFO(priv, "Tx aggregation enabled on ra = %pM tid = %d\n",
  2397. sta->addr, tid);
  2398. ret = 0;
  2399. break;
  2400. }
  2401. mutex_unlock(&priv->mutex);
  2402. return ret;
  2403. }
  2404. static int iwlagn_mac_sta_add(struct ieee80211_hw *hw,
  2405. struct ieee80211_vif *vif,
  2406. struct ieee80211_sta *sta)
  2407. {
  2408. struct iwl_priv *priv = hw->priv;
  2409. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2410. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  2411. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2412. int ret;
  2413. u8 sta_id;
  2414. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2415. sta->addr);
  2416. mutex_lock(&priv->mutex);
  2417. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2418. sta->addr);
  2419. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2420. atomic_set(&sta_priv->pending_frames, 0);
  2421. if (vif->type == NL80211_IFTYPE_AP)
  2422. sta_priv->client = true;
  2423. ret = iwl_add_station_common(priv, vif_priv->ctx, sta->addr,
  2424. is_ap, sta, &sta_id);
  2425. if (ret) {
  2426. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2427. sta->addr, ret);
  2428. /* Should we return success if return code is EEXIST ? */
  2429. mutex_unlock(&priv->mutex);
  2430. return ret;
  2431. }
  2432. sta_priv->common.sta_id = sta_id;
  2433. /* Initialize rate scaling */
  2434. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2435. sta->addr);
  2436. iwl_rs_rate_init(priv, sta, sta_id);
  2437. mutex_unlock(&priv->mutex);
  2438. return 0;
  2439. }
  2440. static void iwlagn_mac_channel_switch(struct ieee80211_hw *hw,
  2441. struct ieee80211_channel_switch *ch_switch)
  2442. {
  2443. struct iwl_priv *priv = hw->priv;
  2444. const struct iwl_channel_info *ch_info;
  2445. struct ieee80211_conf *conf = &hw->conf;
  2446. struct ieee80211_channel *channel = ch_switch->channel;
  2447. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2448. /*
  2449. * MULTI-FIXME
  2450. * When we add support for multiple interfaces, we need to
  2451. * revisit this. The channel switch command in the device
  2452. * only affects the BSS context, but what does that really
  2453. * mean? And what if we get a CSA on the second interface?
  2454. * This needs a lot of work.
  2455. */
  2456. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2457. u16 ch;
  2458. IWL_DEBUG_MAC80211(priv, "enter\n");
  2459. mutex_lock(&priv->mutex);
  2460. if (iwl_is_rfkill(priv))
  2461. goto out;
  2462. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2463. test_bit(STATUS_SCANNING, &priv->status) ||
  2464. test_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status))
  2465. goto out;
  2466. if (!iwl_is_associated_ctx(ctx))
  2467. goto out;
  2468. if (!priv->cfg->ops->lib->set_channel_switch)
  2469. goto out;
  2470. ch = channel->hw_value;
  2471. if (le16_to_cpu(ctx->active.channel) == ch)
  2472. goto out;
  2473. ch_info = iwl_get_channel_info(priv, channel->band, ch);
  2474. if (!is_channel_valid(ch_info)) {
  2475. IWL_DEBUG_MAC80211(priv, "invalid channel\n");
  2476. goto out;
  2477. }
  2478. spin_lock_irq(&priv->lock);
  2479. priv->current_ht_config.smps = conf->smps_mode;
  2480. /* Configure HT40 channels */
  2481. ctx->ht.enabled = conf_is_ht(conf);
  2482. if (ctx->ht.enabled) {
  2483. if (conf_is_ht40_minus(conf)) {
  2484. ctx->ht.extension_chan_offset =
  2485. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2486. ctx->ht.is_40mhz = true;
  2487. } else if (conf_is_ht40_plus(conf)) {
  2488. ctx->ht.extension_chan_offset =
  2489. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2490. ctx->ht.is_40mhz = true;
  2491. } else {
  2492. ctx->ht.extension_chan_offset =
  2493. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2494. ctx->ht.is_40mhz = false;
  2495. }
  2496. } else
  2497. ctx->ht.is_40mhz = false;
  2498. if ((le16_to_cpu(ctx->staging.channel) != ch))
  2499. ctx->staging.flags = 0;
  2500. iwl_set_rxon_channel(priv, channel, ctx);
  2501. iwl_set_rxon_ht(priv, ht_conf);
  2502. iwl_set_flags_for_band(priv, ctx, channel->band, ctx->vif);
  2503. spin_unlock_irq(&priv->lock);
  2504. iwl_set_rate(priv);
  2505. /*
  2506. * at this point, staging_rxon has the
  2507. * configuration for channel switch
  2508. */
  2509. set_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2510. priv->switch_channel = cpu_to_le16(ch);
  2511. if (priv->cfg->ops->lib->set_channel_switch(priv, ch_switch)) {
  2512. clear_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status);
  2513. priv->switch_channel = 0;
  2514. ieee80211_chswitch_done(ctx->vif, false);
  2515. }
  2516. out:
  2517. mutex_unlock(&priv->mutex);
  2518. IWL_DEBUG_MAC80211(priv, "leave\n");
  2519. }
  2520. static void iwlagn_configure_filter(struct ieee80211_hw *hw,
  2521. unsigned int changed_flags,
  2522. unsigned int *total_flags,
  2523. u64 multicast)
  2524. {
  2525. struct iwl_priv *priv = hw->priv;
  2526. __le32 filter_or = 0, filter_nand = 0;
  2527. struct iwl_rxon_context *ctx;
  2528. #define CHK(test, flag) do { \
  2529. if (*total_flags & (test)) \
  2530. filter_or |= (flag); \
  2531. else \
  2532. filter_nand |= (flag); \
  2533. } while (0)
  2534. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  2535. changed_flags, *total_flags);
  2536. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2537. /* Setting _just_ RXON_FILTER_CTL2HOST_MSK causes FH errors */
  2538. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_PROMISC_MSK);
  2539. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2540. #undef CHK
  2541. mutex_lock(&priv->mutex);
  2542. for_each_context(priv, ctx) {
  2543. ctx->staging.filter_flags &= ~filter_nand;
  2544. ctx->staging.filter_flags |= filter_or;
  2545. /*
  2546. * Not committing directly because hardware can perform a scan,
  2547. * but we'll eventually commit the filter flags change anyway.
  2548. */
  2549. }
  2550. mutex_unlock(&priv->mutex);
  2551. /*
  2552. * Receiving all multicast frames is always enabled by the
  2553. * default flags setup in iwl_connection_init_rx_config()
  2554. * since we currently do not support programming multicast
  2555. * filters into the device.
  2556. */
  2557. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2558. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2559. }
  2560. static void iwlagn_mac_flush(struct ieee80211_hw *hw, bool drop)
  2561. {
  2562. struct iwl_priv *priv = hw->priv;
  2563. mutex_lock(&priv->mutex);
  2564. IWL_DEBUG_MAC80211(priv, "enter\n");
  2565. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2566. IWL_DEBUG_TX(priv, "Aborting flush due to device shutdown\n");
  2567. goto done;
  2568. }
  2569. if (iwl_is_rfkill(priv)) {
  2570. IWL_DEBUG_TX(priv, "Aborting flush due to RF Kill\n");
  2571. goto done;
  2572. }
  2573. /*
  2574. * mac80211 will not push any more frames for transmit
  2575. * until the flush is completed
  2576. */
  2577. if (drop) {
  2578. IWL_DEBUG_MAC80211(priv, "send flush command\n");
  2579. if (iwlagn_txfifo_flush(priv, IWL_DROP_ALL)) {
  2580. IWL_ERR(priv, "flush request fail\n");
  2581. goto done;
  2582. }
  2583. }
  2584. IWL_DEBUG_MAC80211(priv, "wait transmit/flush all frames\n");
  2585. iwlagn_wait_tx_queue_empty(priv);
  2586. done:
  2587. mutex_unlock(&priv->mutex);
  2588. IWL_DEBUG_MAC80211(priv, "leave\n");
  2589. }
  2590. static void iwlagn_disable_roc(struct iwl_priv *priv)
  2591. {
  2592. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_PAN];
  2593. struct ieee80211_channel *chan = ACCESS_ONCE(priv->hw->conf.channel);
  2594. lockdep_assert_held(&priv->mutex);
  2595. if (!ctx->is_active)
  2596. return;
  2597. ctx->staging.dev_type = RXON_DEV_TYPE_2STA;
  2598. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2599. iwl_set_rxon_channel(priv, chan, ctx);
  2600. iwl_set_flags_for_band(priv, ctx, chan->band, NULL);
  2601. priv->_agn.hw_roc_channel = NULL;
  2602. iwlagn_commit_rxon(priv, ctx);
  2603. ctx->is_active = false;
  2604. }
  2605. static void iwlagn_bg_roc_done(struct work_struct *work)
  2606. {
  2607. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2608. _agn.hw_roc_work.work);
  2609. mutex_lock(&priv->mutex);
  2610. ieee80211_remain_on_channel_expired(priv->hw);
  2611. iwlagn_disable_roc(priv);
  2612. mutex_unlock(&priv->mutex);
  2613. }
  2614. static int iwl_mac_remain_on_channel(struct ieee80211_hw *hw,
  2615. struct ieee80211_channel *channel,
  2616. enum nl80211_channel_type channel_type,
  2617. int duration)
  2618. {
  2619. struct iwl_priv *priv = hw->priv;
  2620. int err = 0;
  2621. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2622. return -EOPNOTSUPP;
  2623. if (!(priv->contexts[IWL_RXON_CTX_PAN].interface_modes &
  2624. BIT(NL80211_IFTYPE_P2P_CLIENT)))
  2625. return -EOPNOTSUPP;
  2626. mutex_lock(&priv->mutex);
  2627. if (priv->contexts[IWL_RXON_CTX_PAN].is_active ||
  2628. test_bit(STATUS_SCAN_HW, &priv->status)) {
  2629. err = -EBUSY;
  2630. goto out;
  2631. }
  2632. priv->contexts[IWL_RXON_CTX_PAN].is_active = true;
  2633. priv->_agn.hw_roc_channel = channel;
  2634. priv->_agn.hw_roc_chantype = channel_type;
  2635. priv->_agn.hw_roc_duration = DIV_ROUND_UP(duration * 1000, 1024);
  2636. iwlagn_commit_rxon(priv, &priv->contexts[IWL_RXON_CTX_PAN]);
  2637. queue_delayed_work(priv->workqueue, &priv->_agn.hw_roc_work,
  2638. msecs_to_jiffies(duration + 20));
  2639. msleep(IWL_MIN_SLOT_TIME); /* TU is almost ms */
  2640. ieee80211_ready_on_channel(priv->hw);
  2641. out:
  2642. mutex_unlock(&priv->mutex);
  2643. return err;
  2644. }
  2645. static int iwl_mac_cancel_remain_on_channel(struct ieee80211_hw *hw)
  2646. {
  2647. struct iwl_priv *priv = hw->priv;
  2648. if (!(priv->valid_contexts & BIT(IWL_RXON_CTX_PAN)))
  2649. return -EOPNOTSUPP;
  2650. cancel_delayed_work_sync(&priv->_agn.hw_roc_work);
  2651. mutex_lock(&priv->mutex);
  2652. iwlagn_disable_roc(priv);
  2653. mutex_unlock(&priv->mutex);
  2654. return 0;
  2655. }
  2656. /*****************************************************************************
  2657. *
  2658. * driver setup and teardown
  2659. *
  2660. *****************************************************************************/
  2661. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2662. {
  2663. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2664. init_waitqueue_head(&priv->wait_command_queue);
  2665. INIT_WORK(&priv->restart, iwl_bg_restart);
  2666. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2667. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2668. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2669. INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush);
  2670. INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency);
  2671. INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config);
  2672. INIT_DELAYED_WORK(&priv->_agn.hw_roc_work, iwlagn_bg_roc_done);
  2673. iwl_setup_scan_deferred_work(priv);
  2674. if (priv->cfg->ops->lib->setup_deferred_work)
  2675. priv->cfg->ops->lib->setup_deferred_work(priv);
  2676. init_timer(&priv->statistics_periodic);
  2677. priv->statistics_periodic.data = (unsigned long)priv;
  2678. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2679. init_timer(&priv->ucode_trace);
  2680. priv->ucode_trace.data = (unsigned long)priv;
  2681. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2682. init_timer(&priv->watchdog);
  2683. priv->watchdog.data = (unsigned long)priv;
  2684. priv->watchdog.function = iwl_bg_watchdog;
  2685. }
  2686. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2687. {
  2688. if (priv->cfg->ops->lib->cancel_deferred_work)
  2689. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2690. cancel_work_sync(&priv->run_time_calib_work);
  2691. cancel_work_sync(&priv->beacon_update);
  2692. iwl_cancel_scan_deferred_work(priv);
  2693. cancel_work_sync(&priv->bt_full_concurrency);
  2694. cancel_work_sync(&priv->bt_runtime_config);
  2695. del_timer_sync(&priv->statistics_periodic);
  2696. del_timer_sync(&priv->ucode_trace);
  2697. }
  2698. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2699. struct ieee80211_rate *rates)
  2700. {
  2701. int i;
  2702. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2703. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2704. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2705. rates[i].hw_value_short = i;
  2706. rates[i].flags = 0;
  2707. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2708. /*
  2709. * If CCK != 1M then set short preamble rate flag.
  2710. */
  2711. rates[i].flags |=
  2712. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2713. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2714. }
  2715. }
  2716. }
  2717. static int iwl_init_drv(struct iwl_priv *priv)
  2718. {
  2719. int ret;
  2720. spin_lock_init(&priv->sta_lock);
  2721. spin_lock_init(&priv->hcmd_lock);
  2722. mutex_init(&priv->mutex);
  2723. priv->ieee_channels = NULL;
  2724. priv->ieee_rates = NULL;
  2725. priv->band = IEEE80211_BAND_2GHZ;
  2726. priv->iw_mode = NL80211_IFTYPE_STATION;
  2727. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2728. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2729. priv->_agn.agg_tids_count = 0;
  2730. /* initialize force reset */
  2731. priv->force_reset[IWL_RF_RESET].reset_duration =
  2732. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2733. priv->force_reset[IWL_FW_RESET].reset_duration =
  2734. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2735. priv->rx_statistics_jiffies = jiffies;
  2736. /* Choose which receivers/antennas to use */
  2737. iwlagn_set_rxon_chain(priv, &priv->contexts[IWL_RXON_CTX_BSS]);
  2738. iwl_init_scan_params(priv);
  2739. /* init bt coex */
  2740. if (priv->cfg->bt_params &&
  2741. priv->cfg->bt_params->advanced_bt_coexist) {
  2742. priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT;
  2743. priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT;
  2744. priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK;
  2745. priv->bt_on_thresh = BT_ON_THRESHOLD_DEF;
  2746. priv->bt_duration = BT_DURATION_LIMIT_DEF;
  2747. priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF;
  2748. }
  2749. ret = iwl_init_channel_map(priv);
  2750. if (ret) {
  2751. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2752. goto err;
  2753. }
  2754. ret = iwlcore_init_geos(priv);
  2755. if (ret) {
  2756. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2757. goto err_free_channel_map;
  2758. }
  2759. iwl_init_hw_rates(priv, priv->ieee_rates);
  2760. return 0;
  2761. err_free_channel_map:
  2762. iwl_free_channel_map(priv);
  2763. err:
  2764. return ret;
  2765. }
  2766. static void iwl_uninit_drv(struct iwl_priv *priv)
  2767. {
  2768. iwl_calib_free_results(priv);
  2769. iwlcore_free_geos(priv);
  2770. iwl_free_channel_map(priv);
  2771. kfree(priv->scan_cmd);
  2772. kfree(priv->beacon_cmd);
  2773. }
  2774. static void iwl_mac_rssi_callback(struct ieee80211_hw *hw,
  2775. enum ieee80211_rssi_event rssi_event)
  2776. {
  2777. struct iwl_priv *priv = hw->priv;
  2778. mutex_lock(&priv->mutex);
  2779. if (priv->cfg->bt_params &&
  2780. priv->cfg->bt_params->advanced_bt_coexist) {
  2781. if (rssi_event == RSSI_EVENT_LOW)
  2782. priv->bt_enable_pspoll = true;
  2783. else if (rssi_event == RSSI_EVENT_HIGH)
  2784. priv->bt_enable_pspoll = false;
  2785. iwlagn_send_advance_bt_config(priv);
  2786. } else {
  2787. IWL_DEBUG_MAC80211(priv, "Advanced BT coex disabled,"
  2788. "ignoring RSSI callback\n");
  2789. }
  2790. mutex_unlock(&priv->mutex);
  2791. }
  2792. struct ieee80211_ops iwlagn_hw_ops = {
  2793. .tx = iwlagn_mac_tx,
  2794. .start = iwlagn_mac_start,
  2795. .stop = iwlagn_mac_stop,
  2796. .add_interface = iwl_mac_add_interface,
  2797. .remove_interface = iwl_mac_remove_interface,
  2798. .change_interface = iwl_mac_change_interface,
  2799. .config = iwlagn_mac_config,
  2800. .configure_filter = iwlagn_configure_filter,
  2801. .set_key = iwlagn_mac_set_key,
  2802. .update_tkip_key = iwlagn_mac_update_tkip_key,
  2803. .conf_tx = iwl_mac_conf_tx,
  2804. .bss_info_changed = iwlagn_bss_info_changed,
  2805. .ampdu_action = iwlagn_mac_ampdu_action,
  2806. .hw_scan = iwl_mac_hw_scan,
  2807. .sta_notify = iwlagn_mac_sta_notify,
  2808. .sta_add = iwlagn_mac_sta_add,
  2809. .sta_remove = iwl_mac_sta_remove,
  2810. .channel_switch = iwlagn_mac_channel_switch,
  2811. .flush = iwlagn_mac_flush,
  2812. .tx_last_beacon = iwl_mac_tx_last_beacon,
  2813. .remain_on_channel = iwl_mac_remain_on_channel,
  2814. .cancel_remain_on_channel = iwl_mac_cancel_remain_on_channel,
  2815. .offchannel_tx = iwl_mac_offchannel_tx,
  2816. .offchannel_tx_cancel_wait = iwl_mac_offchannel_tx_cancel_wait,
  2817. .rssi_callback = iwl_mac_rssi_callback,
  2818. CFG80211_TESTMODE_CMD(iwl_testmode_cmd)
  2819. CFG80211_TESTMODE_DUMP(iwl_testmode_dump)
  2820. };
  2821. static u32 iwl_hw_detect(struct iwl_priv *priv)
  2822. {
  2823. return iwl_read32(priv, CSR_HW_REV);
  2824. }
  2825. static int iwl_set_hw_params(struct iwl_priv *priv)
  2826. {
  2827. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  2828. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  2829. if (iwlagn_mod_params.amsdu_size_8K)
  2830. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  2831. else
  2832. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  2833. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  2834. if (iwlagn_mod_params.disable_11n)
  2835. priv->cfg->sku &= ~EEPROM_SKU_CAP_11N_ENABLE;
  2836. /* Device-specific setup */
  2837. return priv->cfg->ops->lib->set_hw_params(priv);
  2838. }
  2839. static const u8 iwlagn_bss_ac_to_fifo[] = {
  2840. IWL_TX_FIFO_VO,
  2841. IWL_TX_FIFO_VI,
  2842. IWL_TX_FIFO_BE,
  2843. IWL_TX_FIFO_BK,
  2844. };
  2845. static const u8 iwlagn_bss_ac_to_queue[] = {
  2846. 0, 1, 2, 3,
  2847. };
  2848. static const u8 iwlagn_pan_ac_to_fifo[] = {
  2849. IWL_TX_FIFO_VO_IPAN,
  2850. IWL_TX_FIFO_VI_IPAN,
  2851. IWL_TX_FIFO_BE_IPAN,
  2852. IWL_TX_FIFO_BK_IPAN,
  2853. };
  2854. static const u8 iwlagn_pan_ac_to_queue[] = {
  2855. 7, 6, 5, 4,
  2856. };
  2857. /* This function both allocates and initializes hw and priv. */
  2858. static struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg)
  2859. {
  2860. struct iwl_priv *priv;
  2861. /* mac80211 allocates memory for this device instance, including
  2862. * space for this driver's private structure */
  2863. struct ieee80211_hw *hw;
  2864. hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwlagn_hw_ops);
  2865. if (hw == NULL) {
  2866. pr_err("%s: Can not allocate network device\n",
  2867. cfg->name);
  2868. goto out;
  2869. }
  2870. priv = hw->priv;
  2871. priv->hw = hw;
  2872. out:
  2873. return hw;
  2874. }
  2875. static void iwl_init_context(struct iwl_priv *priv)
  2876. {
  2877. int i;
  2878. /*
  2879. * The default context is always valid,
  2880. * more may be discovered when firmware
  2881. * is loaded.
  2882. */
  2883. priv->valid_contexts = BIT(IWL_RXON_CTX_BSS);
  2884. for (i = 0; i < NUM_IWL_RXON_CTX; i++)
  2885. priv->contexts[i].ctxid = i;
  2886. priv->contexts[IWL_RXON_CTX_BSS].always_active = true;
  2887. priv->contexts[IWL_RXON_CTX_BSS].is_active = true;
  2888. priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON;
  2889. priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING;
  2890. priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC;
  2891. priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM;
  2892. priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID;
  2893. priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY;
  2894. priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo = iwlagn_bss_ac_to_fifo;
  2895. priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue = iwlagn_bss_ac_to_queue;
  2896. priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes =
  2897. BIT(NL80211_IFTYPE_ADHOC);
  2898. priv->contexts[IWL_RXON_CTX_BSS].interface_modes =
  2899. BIT(NL80211_IFTYPE_STATION);
  2900. priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP;
  2901. priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS;
  2902. priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS;
  2903. priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS;
  2904. priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON;
  2905. priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd =
  2906. REPLY_WIPAN_RXON_TIMING;
  2907. priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd =
  2908. REPLY_WIPAN_RXON_ASSOC;
  2909. priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM;
  2910. priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN;
  2911. priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY;
  2912. priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID;
  2913. priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION;
  2914. priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo = iwlagn_pan_ac_to_fifo;
  2915. priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue = iwlagn_pan_ac_to_queue;
  2916. priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE;
  2917. priv->contexts[IWL_RXON_CTX_PAN].interface_modes =
  2918. BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP);
  2919. #ifdef CONFIG_IWL_P2P
  2920. priv->contexts[IWL_RXON_CTX_PAN].interface_modes |=
  2921. BIT(NL80211_IFTYPE_P2P_CLIENT) | BIT(NL80211_IFTYPE_P2P_GO);
  2922. #endif
  2923. priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP;
  2924. priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA;
  2925. priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P;
  2926. BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
  2927. }
  2928. int iwl_probe(void *bus_specific, struct iwl_bus_ops *bus_ops,
  2929. struct iwl_cfg *cfg)
  2930. {
  2931. int err = 0;
  2932. struct iwl_priv *priv;
  2933. struct ieee80211_hw *hw;
  2934. u16 num_mac;
  2935. u32 hw_rev;
  2936. /************************
  2937. * 1. Allocating HW data
  2938. ************************/
  2939. hw = iwl_alloc_all(cfg);
  2940. if (!hw) {
  2941. err = -ENOMEM;
  2942. goto out;
  2943. }
  2944. priv = hw->priv;
  2945. priv->bus.priv = priv;
  2946. priv->bus.bus_specific = bus_specific;
  2947. priv->bus.ops = bus_ops;
  2948. priv->bus.irq = priv->bus.ops->get_irq(&priv->bus);
  2949. priv->bus.ops->set_drv_data(&priv->bus, priv);
  2950. priv->bus.dev = priv->bus.ops->get_dev(&priv->bus);
  2951. /* At this point both hw and priv are allocated. */
  2952. SET_IEEE80211_DEV(hw, priv->bus.dev);
  2953. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2954. priv->cfg = cfg;
  2955. priv->inta_mask = CSR_INI_SET_MASK;
  2956. err = iwl_trans_register(priv);
  2957. if (err)
  2958. goto out_free_priv;
  2959. /* is antenna coupling more than 35dB ? */
  2960. priv->bt_ant_couple_ok =
  2961. (iwlagn_ant_coupling > IWL_BT_ANTENNA_COUPLING_THRESHOLD) ?
  2962. true : false;
  2963. /* enable/disable bt channel inhibition */
  2964. priv->bt_ch_announce = iwlagn_bt_ch_announce;
  2965. IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n",
  2966. (priv->bt_ch_announce) ? "On" : "Off");
  2967. if (iwl_alloc_traffic_mem(priv))
  2968. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2969. /* these spin locks will be used in apm_ops.init and EEPROM access
  2970. * we should init now
  2971. */
  2972. spin_lock_init(&priv->reg_lock);
  2973. spin_lock_init(&priv->lock);
  2974. /*
  2975. * stop and reset the on-board processor just in case it is in a
  2976. * strange state ... like being left stranded by a primary kernel
  2977. * and this is now the kdump kernel trying to start up
  2978. */
  2979. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2980. /***********************
  2981. * 3. Read REV register
  2982. ***********************/
  2983. hw_rev = iwl_hw_detect(priv);
  2984. IWL_INFO(priv, "Detected %s, REV=0x%X\n",
  2985. priv->cfg->name, hw_rev);
  2986. if (iwl_prepare_card_hw(priv)) {
  2987. err = -EIO;
  2988. IWL_WARN(priv, "Failed, HW not ready\n");
  2989. goto out_free_traffic_mem;
  2990. }
  2991. /*****************
  2992. * 4. Read EEPROM
  2993. *****************/
  2994. /* Read the EEPROM */
  2995. err = iwl_eeprom_init(priv, hw_rev);
  2996. if (err) {
  2997. IWL_ERR(priv, "Unable to init EEPROM\n");
  2998. goto out_free_traffic_mem;
  2999. }
  3000. err = iwl_eeprom_check_version(priv);
  3001. if (err)
  3002. goto out_free_eeprom;
  3003. err = iwl_eeprom_check_sku(priv);
  3004. if (err)
  3005. goto out_free_eeprom;
  3006. /* extract MAC Address */
  3007. iwl_eeprom_get_mac(priv, priv->addresses[0].addr);
  3008. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr);
  3009. priv->hw->wiphy->addresses = priv->addresses;
  3010. priv->hw->wiphy->n_addresses = 1;
  3011. num_mac = iwl_eeprom_query16(priv, EEPROM_NUM_MAC_ADDRESS);
  3012. if (num_mac > 1) {
  3013. memcpy(priv->addresses[1].addr, priv->addresses[0].addr,
  3014. ETH_ALEN);
  3015. priv->addresses[1].addr[5]++;
  3016. priv->hw->wiphy->n_addresses++;
  3017. }
  3018. /* initialize all valid contexts */
  3019. iwl_init_context(priv);
  3020. /************************
  3021. * 5. Setup HW constants
  3022. ************************/
  3023. if (iwl_set_hw_params(priv)) {
  3024. err = -ENOENT;
  3025. IWL_ERR(priv, "failed to set hw parameters\n");
  3026. goto out_free_eeprom;
  3027. }
  3028. /*******************
  3029. * 6. Setup priv
  3030. *******************/
  3031. err = iwl_init_drv(priv);
  3032. if (err)
  3033. goto out_free_eeprom;
  3034. /* At this point both hw and priv are initialized. */
  3035. /********************
  3036. * 7. Setup services
  3037. ********************/
  3038. iwl_setup_deferred_work(priv);
  3039. iwl_setup_rx_handlers(priv);
  3040. iwl_testmode_init(priv);
  3041. /*********************************************
  3042. * 8. Enable interrupts
  3043. *********************************************/
  3044. iwl_enable_rfkill_int(priv);
  3045. /* If platform's RF_KILL switch is NOT set to KILL */
  3046. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3047. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3048. else
  3049. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3050. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3051. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3052. iwl_power_initialize(priv);
  3053. iwl_tt_initialize(priv);
  3054. init_completion(&priv->_agn.firmware_loading_complete);
  3055. err = iwl_request_firmware(priv, true);
  3056. if (err)
  3057. goto out_destroy_workqueue;
  3058. return 0;
  3059. out_destroy_workqueue:
  3060. destroy_workqueue(priv->workqueue);
  3061. priv->workqueue = NULL;
  3062. iwl_uninit_drv(priv);
  3063. out_free_eeprom:
  3064. iwl_eeprom_free(priv);
  3065. out_free_traffic_mem:
  3066. iwl_free_traffic_mem(priv);
  3067. trans_free(priv);
  3068. out_free_priv:
  3069. ieee80211_free_hw(priv->hw);
  3070. out:
  3071. return err;
  3072. }
  3073. void __devexit iwl_remove(struct iwl_priv * priv)
  3074. {
  3075. unsigned long flags;
  3076. wait_for_completion(&priv->_agn.firmware_loading_complete);
  3077. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3078. iwl_dbgfs_unregister(priv);
  3079. sysfs_remove_group(&priv->bus.dev->kobj,
  3080. &iwl_attribute_group);
  3081. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3082. * to be called and iwl_down since we are removing the device
  3083. * we need to set STATUS_EXIT_PENDING bit.
  3084. */
  3085. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3086. iwl_testmode_cleanup(priv);
  3087. iwl_leds_exit(priv);
  3088. if (priv->mac80211_registered) {
  3089. ieee80211_unregister_hw(priv->hw);
  3090. priv->mac80211_registered = 0;
  3091. }
  3092. /* Reset to low power before unloading driver. */
  3093. iwl_apm_stop(priv);
  3094. iwl_tt_exit(priv);
  3095. /* make sure we flush any pending irq or
  3096. * tasklet for the driver
  3097. */
  3098. spin_lock_irqsave(&priv->lock, flags);
  3099. iwl_disable_interrupts(priv);
  3100. spin_unlock_irqrestore(&priv->lock, flags);
  3101. trans_sync_irq(priv);
  3102. iwl_dealloc_ucode(priv);
  3103. trans_rx_free(priv);
  3104. trans_tx_free(priv);
  3105. iwl_eeprom_free(priv);
  3106. /*netif_stop_queue(dev); */
  3107. flush_workqueue(priv->workqueue);
  3108. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3109. * priv->workqueue... so we can't take down the workqueue
  3110. * until now... */
  3111. destroy_workqueue(priv->workqueue);
  3112. priv->workqueue = NULL;
  3113. iwl_free_traffic_mem(priv);
  3114. trans_free(priv);
  3115. priv->bus.ops->set_drv_data(&priv->bus, NULL);
  3116. iwl_uninit_drv(priv);
  3117. dev_kfree_skb(priv->beacon_skb);
  3118. ieee80211_free_hw(priv->hw);
  3119. }
  3120. /*****************************************************************************
  3121. *
  3122. * driver and module entry point
  3123. *
  3124. *****************************************************************************/
  3125. static int __init iwl_init(void)
  3126. {
  3127. int ret;
  3128. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3129. pr_info(DRV_COPYRIGHT "\n");
  3130. ret = iwlagn_rate_control_register();
  3131. if (ret) {
  3132. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3133. return ret;
  3134. }
  3135. ret = iwl_pci_register_driver();
  3136. if (ret)
  3137. goto error_register;
  3138. return ret;
  3139. error_register:
  3140. iwlagn_rate_control_unregister();
  3141. return ret;
  3142. }
  3143. static void __exit iwl_exit(void)
  3144. {
  3145. iwl_pci_unregister_driver();
  3146. iwlagn_rate_control_unregister();
  3147. }
  3148. module_exit(iwl_exit);
  3149. module_init(iwl_init);
  3150. #ifdef CONFIG_IWLWIFI_DEBUG
  3151. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3152. MODULE_PARM_DESC(debug, "debug output mask");
  3153. #endif
  3154. module_param_named(swcrypto, iwlagn_mod_params.sw_crypto, int, S_IRUGO);
  3155. MODULE_PARM_DESC(swcrypto, "using crypto in software (default 0 [hardware])");
  3156. module_param_named(queues_num, iwlagn_mod_params.num_of_queues, int, S_IRUGO);
  3157. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3158. module_param_named(11n_disable, iwlagn_mod_params.disable_11n, int, S_IRUGO);
  3159. MODULE_PARM_DESC(11n_disable, "disable 11n functionality");
  3160. module_param_named(amsdu_size_8K, iwlagn_mod_params.amsdu_size_8K,
  3161. int, S_IRUGO);
  3162. MODULE_PARM_DESC(amsdu_size_8K, "enable 8K amsdu size");
  3163. module_param_named(fw_restart, iwlagn_mod_params.restart_fw, int, S_IRUGO);
  3164. MODULE_PARM_DESC(fw_restart, "restart firmware in case of error");
  3165. module_param_named(ucode_alternative, iwlagn_wanted_ucode_alternative, int,
  3166. S_IRUGO);
  3167. MODULE_PARM_DESC(ucode_alternative,
  3168. "specify ucode alternative to use from ucode file");
  3169. module_param_named(antenna_coupling, iwlagn_ant_coupling, int, S_IRUGO);
  3170. MODULE_PARM_DESC(antenna_coupling,
  3171. "specify antenna coupling in dB (defualt: 0 dB)");
  3172. module_param_named(bt_ch_inhibition, iwlagn_bt_ch_announce, bool, S_IRUGO);
  3173. MODULE_PARM_DESC(bt_ch_inhibition,
  3174. "Disable BT channel inhibition (default: enable)");
  3175. module_param_named(plcp_check, iwlagn_mod_params.plcp_check, bool, S_IRUGO);
  3176. MODULE_PARM_DESC(plcp_check, "Check plcp health (default: 1 [enabled])");
  3177. module_param_named(ack_check, iwlagn_mod_params.ack_check, bool, S_IRUGO);
  3178. MODULE_PARM_DESC(ack_check, "Check ack health (default: 0 [disabled])");
  3179. module_param_named(wd_disable, iwlagn_mod_params.wd_disable, bool, S_IRUGO);
  3180. MODULE_PARM_DESC(wd_disable,
  3181. "Disable stuck queue watchdog timer (default: 0 [enabled])");
  3182. /*
  3183. * set bt_coex_active to true, uCode will do kill/defer
  3184. * every time the priority line is asserted (BT is sending signals on the
  3185. * priority line in the PCIx).
  3186. * set bt_coex_active to false, uCode will ignore the BT activity and
  3187. * perform the normal operation
  3188. *
  3189. * User might experience transmit issue on some platform due to WiFi/BT
  3190. * co-exist problem. The possible behaviors are:
  3191. * Able to scan and finding all the available AP
  3192. * Not able to associate with any AP
  3193. * On those platforms, WiFi communication can be restored by set
  3194. * "bt_coex_active" module parameter to "false"
  3195. *
  3196. * default: bt_coex_active = true (BT_COEX_ENABLE)
  3197. */
  3198. module_param_named(bt_coex_active, iwlagn_mod_params.bt_coex_active,
  3199. bool, S_IRUGO);
  3200. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bt co-exist (default: enable)");
  3201. module_param_named(led_mode, iwlagn_mod_params.led_mode, int, S_IRUGO);
  3202. MODULE_PARM_DESC(led_mode, "0=system default, "
  3203. "1=On(RF On)/Off(RF Off), 2=blinking (default: 0)");
  3204. module_param_named(power_save, iwlagn_mod_params.power_save,
  3205. bool, S_IRUGO);
  3206. MODULE_PARM_DESC(power_save,
  3207. "enable WiFi power management (default: disable)");
  3208. module_param_named(power_level, iwlagn_mod_params.power_level,
  3209. int, S_IRUGO);
  3210. MODULE_PARM_DESC(power_level,
  3211. "default power save level (range from 1 - 5, default: 1)");
  3212. /*
  3213. * For now, keep using power level 1 instead of automatically
  3214. * adjusting ...
  3215. */
  3216. module_param_named(no_sleep_autoadjust, iwlagn_mod_params.no_sleep_autoadjust,
  3217. bool, S_IRUGO);
  3218. MODULE_PARM_DESC(no_sleep_autoadjust,
  3219. "don't automatically adjust sleep level "
  3220. "according to maximum network latency (default: true)");