bnx2x_stats.c 58 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848
  1. /* bnx2x_stats.c: Broadcom Everest network driver.
  2. *
  3. * Copyright (c) 2007-2012 Broadcom Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation.
  8. *
  9. * Maintained by: Eilon Greenstein <eilong@broadcom.com>
  10. * Written by: Eliezer Tamir
  11. * Based on code from Michael Chan's bnx2 driver
  12. * UDP CSUM errata workaround by Arik Gendelman
  13. * Slowpath and fastpath rework by Vladislav Zolotarov
  14. * Statistics and Link management by Yitchak Gertner
  15. *
  16. */
  17. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  18. #include "bnx2x_stats.h"
  19. #include "bnx2x_cmn.h"
  20. /* Statistics */
  21. /*
  22. * General service functions
  23. */
  24. static inline long bnx2x_hilo(u32 *hiref)
  25. {
  26. u32 lo = *(hiref + 1);
  27. #if (BITS_PER_LONG == 64)
  28. u32 hi = *hiref;
  29. return HILO_U64(hi, lo);
  30. #else
  31. return lo;
  32. #endif
  33. }
  34. static u16 bnx2x_get_port_stats_dma_len(struct bnx2x *bp)
  35. {
  36. u16 res = sizeof(struct host_port_stats) >> 2;
  37. /* if PFC stats are not supported by the MFW, don't DMA them */
  38. if (!(bp->flags & BC_SUPPORTS_PFC_STATS))
  39. res -= (sizeof(u32)*4) >> 2;
  40. return res;
  41. }
  42. /*
  43. * Init service functions
  44. */
  45. /* Post the next statistics ramrod. Protect it with the spin in
  46. * order to ensure the strict order between statistics ramrods
  47. * (each ramrod has a sequence number passed in a
  48. * bp->fw_stats_req->hdr.drv_stats_counter and ramrods must be
  49. * sent in order).
  50. */
  51. static void bnx2x_storm_stats_post(struct bnx2x *bp)
  52. {
  53. if (!bp->stats_pending) {
  54. int rc;
  55. spin_lock_bh(&bp->stats_lock);
  56. if (bp->stats_pending) {
  57. spin_unlock_bh(&bp->stats_lock);
  58. return;
  59. }
  60. bp->fw_stats_req->hdr.drv_stats_counter =
  61. cpu_to_le16(bp->stats_counter++);
  62. DP(BNX2X_MSG_STATS, "Sending statistics ramrod %d\n",
  63. bp->fw_stats_req->hdr.drv_stats_counter);
  64. /* send FW stats ramrod */
  65. rc = bnx2x_sp_post(bp, RAMROD_CMD_ID_COMMON_STAT_QUERY, 0,
  66. U64_HI(bp->fw_stats_req_mapping),
  67. U64_LO(bp->fw_stats_req_mapping),
  68. NONE_CONNECTION_TYPE);
  69. if (rc == 0)
  70. bp->stats_pending = 1;
  71. spin_unlock_bh(&bp->stats_lock);
  72. }
  73. }
  74. static void bnx2x_hw_stats_post(struct bnx2x *bp)
  75. {
  76. struct dmae_command *dmae = &bp->stats_dmae;
  77. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  78. *stats_comp = DMAE_COMP_VAL;
  79. if (CHIP_REV_IS_SLOW(bp))
  80. return;
  81. /* loader */
  82. if (bp->executer_idx) {
  83. int loader_idx = PMF_DMAE_C(bp);
  84. u32 opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  85. true, DMAE_COMP_GRC);
  86. opcode = bnx2x_dmae_opcode_clr_src_reset(opcode);
  87. memset(dmae, 0, sizeof(struct dmae_command));
  88. dmae->opcode = opcode;
  89. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, dmae[0]));
  90. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, dmae[0]));
  91. dmae->dst_addr_lo = (DMAE_REG_CMD_MEM +
  92. sizeof(struct dmae_command) *
  93. (loader_idx + 1)) >> 2;
  94. dmae->dst_addr_hi = 0;
  95. dmae->len = sizeof(struct dmae_command) >> 2;
  96. if (CHIP_IS_E1(bp))
  97. dmae->len--;
  98. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx + 1] >> 2;
  99. dmae->comp_addr_hi = 0;
  100. dmae->comp_val = 1;
  101. *stats_comp = 0;
  102. bnx2x_post_dmae(bp, dmae, loader_idx);
  103. } else if (bp->func_stx) {
  104. *stats_comp = 0;
  105. memcpy(bnx2x_sp(bp, func_stats), &bp->func_stats,
  106. sizeof(bp->func_stats));
  107. bnx2x_post_dmae(bp, dmae, INIT_DMAE_C(bp));
  108. }
  109. }
  110. static int bnx2x_stats_comp(struct bnx2x *bp)
  111. {
  112. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  113. int cnt = 10;
  114. might_sleep();
  115. while (*stats_comp != DMAE_COMP_VAL) {
  116. if (!cnt) {
  117. BNX2X_ERR("timeout waiting for stats finished\n");
  118. break;
  119. }
  120. cnt--;
  121. usleep_range(1000, 1000);
  122. }
  123. return 1;
  124. }
  125. /*
  126. * Statistics service functions
  127. */
  128. static void bnx2x_stats_pmf_update(struct bnx2x *bp)
  129. {
  130. struct dmae_command *dmae;
  131. u32 opcode;
  132. int loader_idx = PMF_DMAE_C(bp);
  133. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  134. /* sanity */
  135. if (!bp->port.pmf || !bp->port.port_stx) {
  136. BNX2X_ERR("BUG!\n");
  137. return;
  138. }
  139. bp->executer_idx = 0;
  140. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI, false, 0);
  141. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  142. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_GRC);
  143. dmae->src_addr_lo = bp->port.port_stx >> 2;
  144. dmae->src_addr_hi = 0;
  145. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  146. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  147. dmae->len = DMAE_LEN32_RD_MAX;
  148. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  149. dmae->comp_addr_hi = 0;
  150. dmae->comp_val = 1;
  151. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  152. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  153. dmae->src_addr_lo = (bp->port.port_stx >> 2) + DMAE_LEN32_RD_MAX;
  154. dmae->src_addr_hi = 0;
  155. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats) +
  156. DMAE_LEN32_RD_MAX * 4);
  157. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats) +
  158. DMAE_LEN32_RD_MAX * 4);
  159. dmae->len = bnx2x_get_port_stats_dma_len(bp) - DMAE_LEN32_RD_MAX;
  160. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  161. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  162. dmae->comp_val = DMAE_COMP_VAL;
  163. *stats_comp = 0;
  164. bnx2x_hw_stats_post(bp);
  165. bnx2x_stats_comp(bp);
  166. }
  167. static void bnx2x_port_stats_init(struct bnx2x *bp)
  168. {
  169. struct dmae_command *dmae;
  170. int port = BP_PORT(bp);
  171. u32 opcode;
  172. int loader_idx = PMF_DMAE_C(bp);
  173. u32 mac_addr;
  174. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  175. /* sanity */
  176. if (!bp->link_vars.link_up || !bp->port.pmf) {
  177. BNX2X_ERR("BUG!\n");
  178. return;
  179. }
  180. bp->executer_idx = 0;
  181. /* MCP */
  182. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  183. true, DMAE_COMP_GRC);
  184. if (bp->port.port_stx) {
  185. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  186. dmae->opcode = opcode;
  187. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  188. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  189. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  190. dmae->dst_addr_hi = 0;
  191. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  192. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  193. dmae->comp_addr_hi = 0;
  194. dmae->comp_val = 1;
  195. }
  196. if (bp->func_stx) {
  197. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  198. dmae->opcode = opcode;
  199. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  200. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  201. dmae->dst_addr_lo = bp->func_stx >> 2;
  202. dmae->dst_addr_hi = 0;
  203. dmae->len = sizeof(struct host_func_stats) >> 2;
  204. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  205. dmae->comp_addr_hi = 0;
  206. dmae->comp_val = 1;
  207. }
  208. /* MAC */
  209. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  210. true, DMAE_COMP_GRC);
  211. /* EMAC is special */
  212. if (bp->link_vars.mac_type == MAC_TYPE_EMAC) {
  213. mac_addr = (port ? GRCBASE_EMAC1 : GRCBASE_EMAC0);
  214. /* EMAC_REG_EMAC_RX_STAT_AC (EMAC_REG_EMAC_RX_STAT_AC_COUNT)*/
  215. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  216. dmae->opcode = opcode;
  217. dmae->src_addr_lo = (mac_addr +
  218. EMAC_REG_EMAC_RX_STAT_AC) >> 2;
  219. dmae->src_addr_hi = 0;
  220. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  221. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  222. dmae->len = EMAC_REG_EMAC_RX_STAT_AC_COUNT;
  223. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  224. dmae->comp_addr_hi = 0;
  225. dmae->comp_val = 1;
  226. /* EMAC_REG_EMAC_RX_STAT_AC_28 */
  227. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  228. dmae->opcode = opcode;
  229. dmae->src_addr_lo = (mac_addr +
  230. EMAC_REG_EMAC_RX_STAT_AC_28) >> 2;
  231. dmae->src_addr_hi = 0;
  232. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  233. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  234. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  235. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  236. dmae->len = 1;
  237. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  238. dmae->comp_addr_hi = 0;
  239. dmae->comp_val = 1;
  240. /* EMAC_REG_EMAC_TX_STAT_AC (EMAC_REG_EMAC_TX_STAT_AC_COUNT)*/
  241. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  242. dmae->opcode = opcode;
  243. dmae->src_addr_lo = (mac_addr +
  244. EMAC_REG_EMAC_TX_STAT_AC) >> 2;
  245. dmae->src_addr_hi = 0;
  246. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  247. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  248. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  249. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  250. dmae->len = EMAC_REG_EMAC_TX_STAT_AC_COUNT;
  251. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  252. dmae->comp_addr_hi = 0;
  253. dmae->comp_val = 1;
  254. } else {
  255. u32 tx_src_addr_lo, rx_src_addr_lo;
  256. u16 rx_len, tx_len;
  257. /* configure the params according to MAC type */
  258. switch (bp->link_vars.mac_type) {
  259. case MAC_TYPE_BMAC:
  260. mac_addr = (port ? NIG_REG_INGRESS_BMAC1_MEM :
  261. NIG_REG_INGRESS_BMAC0_MEM);
  262. /* BIGMAC_REGISTER_TX_STAT_GTPKT ..
  263. BIGMAC_REGISTER_TX_STAT_GTBYT */
  264. if (CHIP_IS_E1x(bp)) {
  265. tx_src_addr_lo = (mac_addr +
  266. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  267. tx_len = (8 + BIGMAC_REGISTER_TX_STAT_GTBYT -
  268. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  269. rx_src_addr_lo = (mac_addr +
  270. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  271. rx_len = (8 + BIGMAC_REGISTER_RX_STAT_GRIPJ -
  272. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  273. } else {
  274. tx_src_addr_lo = (mac_addr +
  275. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  276. tx_len = (8 + BIGMAC2_REGISTER_TX_STAT_GTBYT -
  277. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  278. rx_src_addr_lo = (mac_addr +
  279. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  280. rx_len = (8 + BIGMAC2_REGISTER_RX_STAT_GRIPJ -
  281. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  282. }
  283. break;
  284. case MAC_TYPE_UMAC: /* handled by MSTAT */
  285. case MAC_TYPE_XMAC: /* handled by MSTAT */
  286. default:
  287. mac_addr = port ? GRCBASE_MSTAT1 : GRCBASE_MSTAT0;
  288. tx_src_addr_lo = (mac_addr +
  289. MSTAT_REG_TX_STAT_GTXPOK_LO) >> 2;
  290. rx_src_addr_lo = (mac_addr +
  291. MSTAT_REG_RX_STAT_GR64_LO) >> 2;
  292. tx_len = sizeof(bp->slowpath->
  293. mac_stats.mstat_stats.stats_tx) >> 2;
  294. rx_len = sizeof(bp->slowpath->
  295. mac_stats.mstat_stats.stats_rx) >> 2;
  296. break;
  297. }
  298. /* TX stats */
  299. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  300. dmae->opcode = opcode;
  301. dmae->src_addr_lo = tx_src_addr_lo;
  302. dmae->src_addr_hi = 0;
  303. dmae->len = tx_len;
  304. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  305. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  306. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  307. dmae->comp_addr_hi = 0;
  308. dmae->comp_val = 1;
  309. /* RX stats */
  310. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  311. dmae->opcode = opcode;
  312. dmae->src_addr_hi = 0;
  313. dmae->src_addr_lo = rx_src_addr_lo;
  314. dmae->dst_addr_lo =
  315. U64_LO(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  316. dmae->dst_addr_hi =
  317. U64_HI(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  318. dmae->len = rx_len;
  319. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  320. dmae->comp_addr_hi = 0;
  321. dmae->comp_val = 1;
  322. }
  323. /* NIG */
  324. if (!CHIP_IS_E3(bp)) {
  325. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  326. dmae->opcode = opcode;
  327. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT0 :
  328. NIG_REG_STAT0_EGRESS_MAC_PKT0) >> 2;
  329. dmae->src_addr_hi = 0;
  330. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  331. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  332. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  333. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  334. dmae->len = (2*sizeof(u32)) >> 2;
  335. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  336. dmae->comp_addr_hi = 0;
  337. dmae->comp_val = 1;
  338. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  339. dmae->opcode = opcode;
  340. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT1 :
  341. NIG_REG_STAT0_EGRESS_MAC_PKT1) >> 2;
  342. dmae->src_addr_hi = 0;
  343. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  344. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  345. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  346. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  347. dmae->len = (2*sizeof(u32)) >> 2;
  348. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  349. dmae->comp_addr_hi = 0;
  350. dmae->comp_val = 1;
  351. }
  352. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  353. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  354. true, DMAE_COMP_PCI);
  355. dmae->src_addr_lo = (port ? NIG_REG_STAT1_BRB_DISCARD :
  356. NIG_REG_STAT0_BRB_DISCARD) >> 2;
  357. dmae->src_addr_hi = 0;
  358. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats));
  359. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats));
  360. dmae->len = (sizeof(struct nig_stats) - 4*sizeof(u32)) >> 2;
  361. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  362. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  363. dmae->comp_val = DMAE_COMP_VAL;
  364. *stats_comp = 0;
  365. }
  366. static void bnx2x_func_stats_init(struct bnx2x *bp)
  367. {
  368. struct dmae_command *dmae = &bp->stats_dmae;
  369. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  370. /* sanity */
  371. if (!bp->func_stx) {
  372. BNX2X_ERR("BUG!\n");
  373. return;
  374. }
  375. bp->executer_idx = 0;
  376. memset(dmae, 0, sizeof(struct dmae_command));
  377. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  378. true, DMAE_COMP_PCI);
  379. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  380. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  381. dmae->dst_addr_lo = bp->func_stx >> 2;
  382. dmae->dst_addr_hi = 0;
  383. dmae->len = sizeof(struct host_func_stats) >> 2;
  384. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  385. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  386. dmae->comp_val = DMAE_COMP_VAL;
  387. *stats_comp = 0;
  388. }
  389. static void bnx2x_stats_start(struct bnx2x *bp)
  390. {
  391. if (bp->port.pmf)
  392. bnx2x_port_stats_init(bp);
  393. else if (bp->func_stx)
  394. bnx2x_func_stats_init(bp);
  395. bnx2x_hw_stats_post(bp);
  396. bnx2x_storm_stats_post(bp);
  397. }
  398. static void bnx2x_stats_pmf_start(struct bnx2x *bp)
  399. {
  400. bnx2x_stats_comp(bp);
  401. bnx2x_stats_pmf_update(bp);
  402. bnx2x_stats_start(bp);
  403. }
  404. static void bnx2x_stats_restart(struct bnx2x *bp)
  405. {
  406. bnx2x_stats_comp(bp);
  407. bnx2x_stats_start(bp);
  408. }
  409. static void bnx2x_bmac_stats_update(struct bnx2x *bp)
  410. {
  411. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  412. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  413. struct {
  414. u32 lo;
  415. u32 hi;
  416. } diff;
  417. if (CHIP_IS_E1x(bp)) {
  418. struct bmac1_stats *new = bnx2x_sp(bp, mac_stats.bmac1_stats);
  419. /* the macros below will use "bmac1_stats" type */
  420. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  421. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  422. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  423. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  424. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  425. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  426. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  427. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  428. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  429. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  430. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  431. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  432. UPDATE_STAT64(tx_stat_gt127,
  433. tx_stat_etherstatspkts65octetsto127octets);
  434. UPDATE_STAT64(tx_stat_gt255,
  435. tx_stat_etherstatspkts128octetsto255octets);
  436. UPDATE_STAT64(tx_stat_gt511,
  437. tx_stat_etherstatspkts256octetsto511octets);
  438. UPDATE_STAT64(tx_stat_gt1023,
  439. tx_stat_etherstatspkts512octetsto1023octets);
  440. UPDATE_STAT64(tx_stat_gt1518,
  441. tx_stat_etherstatspkts1024octetsto1522octets);
  442. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  443. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  444. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  445. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  446. UPDATE_STAT64(tx_stat_gterr,
  447. tx_stat_dot3statsinternalmactransmiterrors);
  448. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  449. } else {
  450. struct bmac2_stats *new = bnx2x_sp(bp, mac_stats.bmac2_stats);
  451. /* the macros below will use "bmac2_stats" type */
  452. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  453. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  454. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  455. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  456. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  457. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  458. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  459. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  460. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  461. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  462. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  463. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  464. UPDATE_STAT64(tx_stat_gt127,
  465. tx_stat_etherstatspkts65octetsto127octets);
  466. UPDATE_STAT64(tx_stat_gt255,
  467. tx_stat_etherstatspkts128octetsto255octets);
  468. UPDATE_STAT64(tx_stat_gt511,
  469. tx_stat_etherstatspkts256octetsto511octets);
  470. UPDATE_STAT64(tx_stat_gt1023,
  471. tx_stat_etherstatspkts512octetsto1023octets);
  472. UPDATE_STAT64(tx_stat_gt1518,
  473. tx_stat_etherstatspkts1024octetsto1522octets);
  474. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  475. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  476. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  477. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  478. UPDATE_STAT64(tx_stat_gterr,
  479. tx_stat_dot3statsinternalmactransmiterrors);
  480. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  481. /* collect PFC stats */
  482. pstats->pfc_frames_tx_hi = new->tx_stat_gtpp_hi;
  483. pstats->pfc_frames_tx_lo = new->tx_stat_gtpp_lo;
  484. pstats->pfc_frames_rx_hi = new->rx_stat_grpp_hi;
  485. pstats->pfc_frames_rx_lo = new->rx_stat_grpp_lo;
  486. }
  487. estats->pause_frames_received_hi =
  488. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  489. estats->pause_frames_received_lo =
  490. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  491. estats->pause_frames_sent_hi =
  492. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  493. estats->pause_frames_sent_lo =
  494. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  495. estats->pfc_frames_received_hi =
  496. pstats->pfc_frames_rx_hi;
  497. estats->pfc_frames_received_lo =
  498. pstats->pfc_frames_rx_lo;
  499. estats->pfc_frames_sent_hi =
  500. pstats->pfc_frames_tx_hi;
  501. estats->pfc_frames_sent_lo =
  502. pstats->pfc_frames_tx_lo;
  503. }
  504. static void bnx2x_mstat_stats_update(struct bnx2x *bp)
  505. {
  506. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  507. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  508. struct mstat_stats *new = bnx2x_sp(bp, mac_stats.mstat_stats);
  509. ADD_STAT64(stats_rx.rx_grerb, rx_stat_ifhcinbadoctets);
  510. ADD_STAT64(stats_rx.rx_grfcs, rx_stat_dot3statsfcserrors);
  511. ADD_STAT64(stats_rx.rx_grund, rx_stat_etherstatsundersizepkts);
  512. ADD_STAT64(stats_rx.rx_grovr, rx_stat_dot3statsframestoolong);
  513. ADD_STAT64(stats_rx.rx_grfrg, rx_stat_etherstatsfragments);
  514. ADD_STAT64(stats_rx.rx_grxcf, rx_stat_maccontrolframesreceived);
  515. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_xoffstateentered);
  516. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_mac_xpf);
  517. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_outxoffsent);
  518. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_flowcontroldone);
  519. /* collect pfc stats */
  520. ADD_64(pstats->pfc_frames_tx_hi, new->stats_tx.tx_gtxpp_hi,
  521. pstats->pfc_frames_tx_lo, new->stats_tx.tx_gtxpp_lo);
  522. ADD_64(pstats->pfc_frames_rx_hi, new->stats_rx.rx_grxpp_hi,
  523. pstats->pfc_frames_rx_lo, new->stats_rx.rx_grxpp_lo);
  524. ADD_STAT64(stats_tx.tx_gt64, tx_stat_etherstatspkts64octets);
  525. ADD_STAT64(stats_tx.tx_gt127,
  526. tx_stat_etherstatspkts65octetsto127octets);
  527. ADD_STAT64(stats_tx.tx_gt255,
  528. tx_stat_etherstatspkts128octetsto255octets);
  529. ADD_STAT64(stats_tx.tx_gt511,
  530. tx_stat_etherstatspkts256octetsto511octets);
  531. ADD_STAT64(stats_tx.tx_gt1023,
  532. tx_stat_etherstatspkts512octetsto1023octets);
  533. ADD_STAT64(stats_tx.tx_gt1518,
  534. tx_stat_etherstatspkts1024octetsto1522octets);
  535. ADD_STAT64(stats_tx.tx_gt2047, tx_stat_mac_2047);
  536. ADD_STAT64(stats_tx.tx_gt4095, tx_stat_mac_4095);
  537. ADD_STAT64(stats_tx.tx_gt9216, tx_stat_mac_9216);
  538. ADD_STAT64(stats_tx.tx_gt16383, tx_stat_mac_16383);
  539. ADD_STAT64(stats_tx.tx_gterr,
  540. tx_stat_dot3statsinternalmactransmiterrors);
  541. ADD_STAT64(stats_tx.tx_gtufl, tx_stat_mac_ufl);
  542. estats->etherstatspkts1024octetsto1522octets_hi =
  543. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_hi;
  544. estats->etherstatspkts1024octetsto1522octets_lo =
  545. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_lo;
  546. estats->etherstatspktsover1522octets_hi =
  547. pstats->mac_stx[1].tx_stat_mac_2047_hi;
  548. estats->etherstatspktsover1522octets_lo =
  549. pstats->mac_stx[1].tx_stat_mac_2047_lo;
  550. ADD_64(estats->etherstatspktsover1522octets_hi,
  551. pstats->mac_stx[1].tx_stat_mac_4095_hi,
  552. estats->etherstatspktsover1522octets_lo,
  553. pstats->mac_stx[1].tx_stat_mac_4095_lo);
  554. ADD_64(estats->etherstatspktsover1522octets_hi,
  555. pstats->mac_stx[1].tx_stat_mac_9216_hi,
  556. estats->etherstatspktsover1522octets_lo,
  557. pstats->mac_stx[1].tx_stat_mac_9216_lo);
  558. ADD_64(estats->etherstatspktsover1522octets_hi,
  559. pstats->mac_stx[1].tx_stat_mac_16383_hi,
  560. estats->etherstatspktsover1522octets_lo,
  561. pstats->mac_stx[1].tx_stat_mac_16383_lo);
  562. estats->pause_frames_received_hi =
  563. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  564. estats->pause_frames_received_lo =
  565. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  566. estats->pause_frames_sent_hi =
  567. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  568. estats->pause_frames_sent_lo =
  569. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  570. estats->pfc_frames_received_hi =
  571. pstats->pfc_frames_rx_hi;
  572. estats->pfc_frames_received_lo =
  573. pstats->pfc_frames_rx_lo;
  574. estats->pfc_frames_sent_hi =
  575. pstats->pfc_frames_tx_hi;
  576. estats->pfc_frames_sent_lo =
  577. pstats->pfc_frames_tx_lo;
  578. }
  579. static void bnx2x_emac_stats_update(struct bnx2x *bp)
  580. {
  581. struct emac_stats *new = bnx2x_sp(bp, mac_stats.emac_stats);
  582. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  583. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  584. UPDATE_EXTEND_STAT(rx_stat_ifhcinbadoctets);
  585. UPDATE_EXTEND_STAT(tx_stat_ifhcoutbadoctets);
  586. UPDATE_EXTEND_STAT(rx_stat_dot3statsfcserrors);
  587. UPDATE_EXTEND_STAT(rx_stat_dot3statsalignmenterrors);
  588. UPDATE_EXTEND_STAT(rx_stat_dot3statscarriersenseerrors);
  589. UPDATE_EXTEND_STAT(rx_stat_falsecarriererrors);
  590. UPDATE_EXTEND_STAT(rx_stat_etherstatsundersizepkts);
  591. UPDATE_EXTEND_STAT(rx_stat_dot3statsframestoolong);
  592. UPDATE_EXTEND_STAT(rx_stat_etherstatsfragments);
  593. UPDATE_EXTEND_STAT(rx_stat_etherstatsjabbers);
  594. UPDATE_EXTEND_STAT(rx_stat_maccontrolframesreceived);
  595. UPDATE_EXTEND_STAT(rx_stat_xoffstateentered);
  596. UPDATE_EXTEND_STAT(rx_stat_xonpauseframesreceived);
  597. UPDATE_EXTEND_STAT(rx_stat_xoffpauseframesreceived);
  598. UPDATE_EXTEND_STAT(tx_stat_outxonsent);
  599. UPDATE_EXTEND_STAT(tx_stat_outxoffsent);
  600. UPDATE_EXTEND_STAT(tx_stat_flowcontroldone);
  601. UPDATE_EXTEND_STAT(tx_stat_etherstatscollisions);
  602. UPDATE_EXTEND_STAT(tx_stat_dot3statssinglecollisionframes);
  603. UPDATE_EXTEND_STAT(tx_stat_dot3statsmultiplecollisionframes);
  604. UPDATE_EXTEND_STAT(tx_stat_dot3statsdeferredtransmissions);
  605. UPDATE_EXTEND_STAT(tx_stat_dot3statsexcessivecollisions);
  606. UPDATE_EXTEND_STAT(tx_stat_dot3statslatecollisions);
  607. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts64octets);
  608. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts65octetsto127octets);
  609. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts128octetsto255octets);
  610. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts256octetsto511octets);
  611. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts512octetsto1023octets);
  612. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts1024octetsto1522octets);
  613. UPDATE_EXTEND_STAT(tx_stat_etherstatspktsover1522octets);
  614. UPDATE_EXTEND_STAT(tx_stat_dot3statsinternalmactransmiterrors);
  615. estats->pause_frames_received_hi =
  616. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_hi;
  617. estats->pause_frames_received_lo =
  618. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_lo;
  619. ADD_64(estats->pause_frames_received_hi,
  620. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_hi,
  621. estats->pause_frames_received_lo,
  622. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_lo);
  623. estats->pause_frames_sent_hi =
  624. pstats->mac_stx[1].tx_stat_outxonsent_hi;
  625. estats->pause_frames_sent_lo =
  626. pstats->mac_stx[1].tx_stat_outxonsent_lo;
  627. ADD_64(estats->pause_frames_sent_hi,
  628. pstats->mac_stx[1].tx_stat_outxoffsent_hi,
  629. estats->pause_frames_sent_lo,
  630. pstats->mac_stx[1].tx_stat_outxoffsent_lo);
  631. }
  632. static int bnx2x_hw_stats_update(struct bnx2x *bp)
  633. {
  634. struct nig_stats *new = bnx2x_sp(bp, nig_stats);
  635. struct nig_stats *old = &(bp->port.old_nig_stats);
  636. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  637. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  638. struct {
  639. u32 lo;
  640. u32 hi;
  641. } diff;
  642. switch (bp->link_vars.mac_type) {
  643. case MAC_TYPE_BMAC:
  644. bnx2x_bmac_stats_update(bp);
  645. break;
  646. case MAC_TYPE_EMAC:
  647. bnx2x_emac_stats_update(bp);
  648. break;
  649. case MAC_TYPE_UMAC:
  650. case MAC_TYPE_XMAC:
  651. bnx2x_mstat_stats_update(bp);
  652. break;
  653. case MAC_TYPE_NONE: /* unreached */
  654. DP(BNX2X_MSG_STATS,
  655. "stats updated by DMAE but no MAC active\n");
  656. return -1;
  657. default: /* unreached */
  658. BNX2X_ERR("Unknown MAC type\n");
  659. }
  660. ADD_EXTEND_64(pstats->brb_drop_hi, pstats->brb_drop_lo,
  661. new->brb_discard - old->brb_discard);
  662. ADD_EXTEND_64(estats->brb_truncate_hi, estats->brb_truncate_lo,
  663. new->brb_truncate - old->brb_truncate);
  664. if (!CHIP_IS_E3(bp)) {
  665. UPDATE_STAT64_NIG(egress_mac_pkt0,
  666. etherstatspkts1024octetsto1522octets);
  667. UPDATE_STAT64_NIG(egress_mac_pkt1,
  668. etherstatspktsover1522octets);
  669. }
  670. memcpy(old, new, sizeof(struct nig_stats));
  671. memcpy(&(estats->rx_stat_ifhcinbadoctets_hi), &(pstats->mac_stx[1]),
  672. sizeof(struct mac_stx));
  673. estats->brb_drop_hi = pstats->brb_drop_hi;
  674. estats->brb_drop_lo = pstats->brb_drop_lo;
  675. pstats->host_port_stats_counter++;
  676. if (CHIP_IS_E3(bp))
  677. estats->eee_tx_lpi += REG_RD(bp,
  678. MISC_REG_CPMU_LP_SM_ENT_CNT_P0);
  679. if (!BP_NOMCP(bp)) {
  680. u32 nig_timer_max =
  681. SHMEM_RD(bp, port_mb[BP_PORT(bp)].stat_nig_timer);
  682. if (nig_timer_max != estats->nig_timer_max) {
  683. estats->nig_timer_max = nig_timer_max;
  684. BNX2X_ERR("NIG timer max (%u)\n",
  685. estats->nig_timer_max);
  686. }
  687. }
  688. return 0;
  689. }
  690. static int bnx2x_storm_stats_update(struct bnx2x *bp)
  691. {
  692. struct tstorm_per_port_stats *tport =
  693. &bp->fw_stats_data->port.tstorm_port_statistics;
  694. struct tstorm_per_pf_stats *tfunc =
  695. &bp->fw_stats_data->pf.tstorm_pf_statistics;
  696. struct host_func_stats *fstats = &bp->func_stats;
  697. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  698. struct bnx2x_eth_stats_old *estats_old = &bp->eth_stats_old;
  699. struct stats_counter *counters = &bp->fw_stats_data->storm_counters;
  700. int i;
  701. u16 cur_stats_counter;
  702. /* Make sure we use the value of the counter
  703. * used for sending the last stats ramrod.
  704. */
  705. spin_lock_bh(&bp->stats_lock);
  706. cur_stats_counter = bp->stats_counter - 1;
  707. spin_unlock_bh(&bp->stats_lock);
  708. /* are storm stats valid? */
  709. if (le16_to_cpu(counters->xstats_counter) != cur_stats_counter) {
  710. DP(BNX2X_MSG_STATS,
  711. "stats not updated by xstorm xstorm counter (0x%x) != stats_counter (0x%x)\n",
  712. le16_to_cpu(counters->xstats_counter), bp->stats_counter);
  713. return -EAGAIN;
  714. }
  715. if (le16_to_cpu(counters->ustats_counter) != cur_stats_counter) {
  716. DP(BNX2X_MSG_STATS,
  717. "stats not updated by ustorm ustorm counter (0x%x) != stats_counter (0x%x)\n",
  718. le16_to_cpu(counters->ustats_counter), bp->stats_counter);
  719. return -EAGAIN;
  720. }
  721. if (le16_to_cpu(counters->cstats_counter) != cur_stats_counter) {
  722. DP(BNX2X_MSG_STATS,
  723. "stats not updated by cstorm cstorm counter (0x%x) != stats_counter (0x%x)\n",
  724. le16_to_cpu(counters->cstats_counter), bp->stats_counter);
  725. return -EAGAIN;
  726. }
  727. if (le16_to_cpu(counters->tstats_counter) != cur_stats_counter) {
  728. DP(BNX2X_MSG_STATS,
  729. "stats not updated by tstorm tstorm counter (0x%x) != stats_counter (0x%x)\n",
  730. le16_to_cpu(counters->tstats_counter), bp->stats_counter);
  731. return -EAGAIN;
  732. }
  733. estats->error_bytes_received_hi = 0;
  734. estats->error_bytes_received_lo = 0;
  735. for_each_eth_queue(bp, i) {
  736. struct bnx2x_fastpath *fp = &bp->fp[i];
  737. struct tstorm_per_queue_stats *tclient =
  738. &bp->fw_stats_data->queue_stats[i].
  739. tstorm_queue_statistics;
  740. struct tstorm_per_queue_stats *old_tclient =
  741. &bnx2x_fp_stats(bp, fp)->old_tclient;
  742. struct ustorm_per_queue_stats *uclient =
  743. &bp->fw_stats_data->queue_stats[i].
  744. ustorm_queue_statistics;
  745. struct ustorm_per_queue_stats *old_uclient =
  746. &bnx2x_fp_stats(bp, fp)->old_uclient;
  747. struct xstorm_per_queue_stats *xclient =
  748. &bp->fw_stats_data->queue_stats[i].
  749. xstorm_queue_statistics;
  750. struct xstorm_per_queue_stats *old_xclient =
  751. &bnx2x_fp_stats(bp, fp)->old_xclient;
  752. struct bnx2x_eth_q_stats *qstats =
  753. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  754. struct bnx2x_eth_q_stats_old *qstats_old =
  755. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  756. u32 diff;
  757. DP(BNX2X_MSG_STATS, "queue[%d]: ucast_sent 0x%x, bcast_sent 0x%x mcast_sent 0x%x\n",
  758. i, xclient->ucast_pkts_sent,
  759. xclient->bcast_pkts_sent, xclient->mcast_pkts_sent);
  760. DP(BNX2X_MSG_STATS, "---------------\n");
  761. UPDATE_QSTAT(tclient->rcv_bcast_bytes,
  762. total_broadcast_bytes_received);
  763. UPDATE_QSTAT(tclient->rcv_mcast_bytes,
  764. total_multicast_bytes_received);
  765. UPDATE_QSTAT(tclient->rcv_ucast_bytes,
  766. total_unicast_bytes_received);
  767. /*
  768. * sum to total_bytes_received all
  769. * unicast/multicast/broadcast
  770. */
  771. qstats->total_bytes_received_hi =
  772. qstats->total_broadcast_bytes_received_hi;
  773. qstats->total_bytes_received_lo =
  774. qstats->total_broadcast_bytes_received_lo;
  775. ADD_64(qstats->total_bytes_received_hi,
  776. qstats->total_multicast_bytes_received_hi,
  777. qstats->total_bytes_received_lo,
  778. qstats->total_multicast_bytes_received_lo);
  779. ADD_64(qstats->total_bytes_received_hi,
  780. qstats->total_unicast_bytes_received_hi,
  781. qstats->total_bytes_received_lo,
  782. qstats->total_unicast_bytes_received_lo);
  783. qstats->valid_bytes_received_hi =
  784. qstats->total_bytes_received_hi;
  785. qstats->valid_bytes_received_lo =
  786. qstats->total_bytes_received_lo;
  787. UPDATE_EXTEND_TSTAT(rcv_ucast_pkts,
  788. total_unicast_packets_received);
  789. UPDATE_EXTEND_TSTAT(rcv_mcast_pkts,
  790. total_multicast_packets_received);
  791. UPDATE_EXTEND_TSTAT(rcv_bcast_pkts,
  792. total_broadcast_packets_received);
  793. UPDATE_EXTEND_E_TSTAT(pkts_too_big_discard,
  794. etherstatsoverrsizepkts);
  795. UPDATE_EXTEND_E_TSTAT(no_buff_discard, no_buff_discard);
  796. SUB_EXTEND_USTAT(ucast_no_buff_pkts,
  797. total_unicast_packets_received);
  798. SUB_EXTEND_USTAT(mcast_no_buff_pkts,
  799. total_multicast_packets_received);
  800. SUB_EXTEND_USTAT(bcast_no_buff_pkts,
  801. total_broadcast_packets_received);
  802. UPDATE_EXTEND_E_USTAT(ucast_no_buff_pkts, no_buff_discard);
  803. UPDATE_EXTEND_E_USTAT(mcast_no_buff_pkts, no_buff_discard);
  804. UPDATE_EXTEND_E_USTAT(bcast_no_buff_pkts, no_buff_discard);
  805. UPDATE_QSTAT(xclient->bcast_bytes_sent,
  806. total_broadcast_bytes_transmitted);
  807. UPDATE_QSTAT(xclient->mcast_bytes_sent,
  808. total_multicast_bytes_transmitted);
  809. UPDATE_QSTAT(xclient->ucast_bytes_sent,
  810. total_unicast_bytes_transmitted);
  811. /*
  812. * sum to total_bytes_transmitted all
  813. * unicast/multicast/broadcast
  814. */
  815. qstats->total_bytes_transmitted_hi =
  816. qstats->total_unicast_bytes_transmitted_hi;
  817. qstats->total_bytes_transmitted_lo =
  818. qstats->total_unicast_bytes_transmitted_lo;
  819. ADD_64(qstats->total_bytes_transmitted_hi,
  820. qstats->total_broadcast_bytes_transmitted_hi,
  821. qstats->total_bytes_transmitted_lo,
  822. qstats->total_broadcast_bytes_transmitted_lo);
  823. ADD_64(qstats->total_bytes_transmitted_hi,
  824. qstats->total_multicast_bytes_transmitted_hi,
  825. qstats->total_bytes_transmitted_lo,
  826. qstats->total_multicast_bytes_transmitted_lo);
  827. UPDATE_EXTEND_XSTAT(ucast_pkts_sent,
  828. total_unicast_packets_transmitted);
  829. UPDATE_EXTEND_XSTAT(mcast_pkts_sent,
  830. total_multicast_packets_transmitted);
  831. UPDATE_EXTEND_XSTAT(bcast_pkts_sent,
  832. total_broadcast_packets_transmitted);
  833. UPDATE_EXTEND_TSTAT(checksum_discard,
  834. total_packets_received_checksum_discarded);
  835. UPDATE_EXTEND_TSTAT(ttl0_discard,
  836. total_packets_received_ttl0_discarded);
  837. UPDATE_EXTEND_XSTAT(error_drop_pkts,
  838. total_transmitted_dropped_packets_error);
  839. /* TPA aggregations completed */
  840. UPDATE_EXTEND_E_USTAT(coalesced_events, total_tpa_aggregations);
  841. /* Number of network frames aggregated by TPA */
  842. UPDATE_EXTEND_E_USTAT(coalesced_pkts,
  843. total_tpa_aggregated_frames);
  844. /* Total number of bytes in completed TPA aggregations */
  845. UPDATE_QSTAT(uclient->coalesced_bytes, total_tpa_bytes);
  846. UPDATE_ESTAT_QSTAT_64(total_tpa_bytes);
  847. UPDATE_FSTAT_QSTAT(total_bytes_received);
  848. UPDATE_FSTAT_QSTAT(total_bytes_transmitted);
  849. UPDATE_FSTAT_QSTAT(total_unicast_packets_received);
  850. UPDATE_FSTAT_QSTAT(total_multicast_packets_received);
  851. UPDATE_FSTAT_QSTAT(total_broadcast_packets_received);
  852. UPDATE_FSTAT_QSTAT(total_unicast_packets_transmitted);
  853. UPDATE_FSTAT_QSTAT(total_multicast_packets_transmitted);
  854. UPDATE_FSTAT_QSTAT(total_broadcast_packets_transmitted);
  855. UPDATE_FSTAT_QSTAT(valid_bytes_received);
  856. }
  857. ADD_64(estats->total_bytes_received_hi,
  858. estats->rx_stat_ifhcinbadoctets_hi,
  859. estats->total_bytes_received_lo,
  860. estats->rx_stat_ifhcinbadoctets_lo);
  861. ADD_64(estats->total_bytes_received_hi,
  862. le32_to_cpu(tfunc->rcv_error_bytes.hi),
  863. estats->total_bytes_received_lo,
  864. le32_to_cpu(tfunc->rcv_error_bytes.lo));
  865. ADD_64(estats->error_bytes_received_hi,
  866. le32_to_cpu(tfunc->rcv_error_bytes.hi),
  867. estats->error_bytes_received_lo,
  868. le32_to_cpu(tfunc->rcv_error_bytes.lo));
  869. UPDATE_ESTAT(etherstatsoverrsizepkts, rx_stat_dot3statsframestoolong);
  870. ADD_64(estats->error_bytes_received_hi,
  871. estats->rx_stat_ifhcinbadoctets_hi,
  872. estats->error_bytes_received_lo,
  873. estats->rx_stat_ifhcinbadoctets_lo);
  874. if (bp->port.pmf) {
  875. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  876. UPDATE_FW_STAT(mac_filter_discard);
  877. UPDATE_FW_STAT(mf_tag_discard);
  878. UPDATE_FW_STAT(brb_truncate_discard);
  879. UPDATE_FW_STAT(mac_discard);
  880. }
  881. fstats->host_func_stats_start = ++fstats->host_func_stats_end;
  882. bp->stats_pending = 0;
  883. return 0;
  884. }
  885. static void bnx2x_net_stats_update(struct bnx2x *bp)
  886. {
  887. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  888. struct net_device_stats *nstats = &bp->dev->stats;
  889. unsigned long tmp;
  890. int i;
  891. nstats->rx_packets =
  892. bnx2x_hilo(&estats->total_unicast_packets_received_hi) +
  893. bnx2x_hilo(&estats->total_multicast_packets_received_hi) +
  894. bnx2x_hilo(&estats->total_broadcast_packets_received_hi);
  895. nstats->tx_packets =
  896. bnx2x_hilo(&estats->total_unicast_packets_transmitted_hi) +
  897. bnx2x_hilo(&estats->total_multicast_packets_transmitted_hi) +
  898. bnx2x_hilo(&estats->total_broadcast_packets_transmitted_hi);
  899. nstats->rx_bytes = bnx2x_hilo(&estats->total_bytes_received_hi);
  900. nstats->tx_bytes = bnx2x_hilo(&estats->total_bytes_transmitted_hi);
  901. tmp = estats->mac_discard;
  902. for_each_rx_queue(bp, i) {
  903. struct tstorm_per_queue_stats *old_tclient =
  904. &bp->fp_stats[i].old_tclient;
  905. tmp += le32_to_cpu(old_tclient->checksum_discard);
  906. }
  907. nstats->rx_dropped = tmp + bp->net_stats_old.rx_dropped;
  908. nstats->tx_dropped = 0;
  909. nstats->multicast =
  910. bnx2x_hilo(&estats->total_multicast_packets_received_hi);
  911. nstats->collisions =
  912. bnx2x_hilo(&estats->tx_stat_etherstatscollisions_hi);
  913. nstats->rx_length_errors =
  914. bnx2x_hilo(&estats->rx_stat_etherstatsundersizepkts_hi) +
  915. bnx2x_hilo(&estats->etherstatsoverrsizepkts_hi);
  916. nstats->rx_over_errors = bnx2x_hilo(&estats->brb_drop_hi) +
  917. bnx2x_hilo(&estats->brb_truncate_hi);
  918. nstats->rx_crc_errors =
  919. bnx2x_hilo(&estats->rx_stat_dot3statsfcserrors_hi);
  920. nstats->rx_frame_errors =
  921. bnx2x_hilo(&estats->rx_stat_dot3statsalignmenterrors_hi);
  922. nstats->rx_fifo_errors = bnx2x_hilo(&estats->no_buff_discard_hi);
  923. nstats->rx_missed_errors = 0;
  924. nstats->rx_errors = nstats->rx_length_errors +
  925. nstats->rx_over_errors +
  926. nstats->rx_crc_errors +
  927. nstats->rx_frame_errors +
  928. nstats->rx_fifo_errors +
  929. nstats->rx_missed_errors;
  930. nstats->tx_aborted_errors =
  931. bnx2x_hilo(&estats->tx_stat_dot3statslatecollisions_hi) +
  932. bnx2x_hilo(&estats->tx_stat_dot3statsexcessivecollisions_hi);
  933. nstats->tx_carrier_errors =
  934. bnx2x_hilo(&estats->rx_stat_dot3statscarriersenseerrors_hi);
  935. nstats->tx_fifo_errors = 0;
  936. nstats->tx_heartbeat_errors = 0;
  937. nstats->tx_window_errors = 0;
  938. nstats->tx_errors = nstats->tx_aborted_errors +
  939. nstats->tx_carrier_errors +
  940. bnx2x_hilo(&estats->tx_stat_dot3statsinternalmactransmiterrors_hi);
  941. }
  942. static void bnx2x_drv_stats_update(struct bnx2x *bp)
  943. {
  944. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  945. int i;
  946. for_each_queue(bp, i) {
  947. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  948. struct bnx2x_eth_q_stats_old *qstats_old =
  949. &bp->fp_stats[i].eth_q_stats_old;
  950. UPDATE_ESTAT_QSTAT(driver_xoff);
  951. UPDATE_ESTAT_QSTAT(rx_err_discard_pkt);
  952. UPDATE_ESTAT_QSTAT(rx_skb_alloc_failed);
  953. UPDATE_ESTAT_QSTAT(hw_csum_err);
  954. }
  955. }
  956. static bool bnx2x_edebug_stats_stopped(struct bnx2x *bp)
  957. {
  958. u32 val;
  959. if (SHMEM2_HAS(bp, edebug_driver_if[1])) {
  960. val = SHMEM2_RD(bp, edebug_driver_if[1]);
  961. if (val == EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT)
  962. return true;
  963. }
  964. return false;
  965. }
  966. static void bnx2x_stats_update(struct bnx2x *bp)
  967. {
  968. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  969. if (bnx2x_edebug_stats_stopped(bp))
  970. return;
  971. if (*stats_comp != DMAE_COMP_VAL)
  972. return;
  973. if (bp->port.pmf)
  974. bnx2x_hw_stats_update(bp);
  975. if (bnx2x_storm_stats_update(bp) && (bp->stats_pending++ == 3)) {
  976. BNX2X_ERR("storm stats were not updated for 3 times\n");
  977. bnx2x_panic();
  978. return;
  979. }
  980. bnx2x_net_stats_update(bp);
  981. bnx2x_drv_stats_update(bp);
  982. if (netif_msg_timer(bp)) {
  983. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  984. netdev_dbg(bp->dev, "brb drops %u brb truncate %u\n",
  985. estats->brb_drop_lo, estats->brb_truncate_lo);
  986. }
  987. bnx2x_hw_stats_post(bp);
  988. bnx2x_storm_stats_post(bp);
  989. }
  990. static void bnx2x_port_stats_stop(struct bnx2x *bp)
  991. {
  992. struct dmae_command *dmae;
  993. u32 opcode;
  994. int loader_idx = PMF_DMAE_C(bp);
  995. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  996. bp->executer_idx = 0;
  997. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC, false, 0);
  998. if (bp->port.port_stx) {
  999. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1000. if (bp->func_stx)
  1001. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1002. opcode, DMAE_COMP_GRC);
  1003. else
  1004. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1005. opcode, DMAE_COMP_PCI);
  1006. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1007. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1008. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1009. dmae->dst_addr_hi = 0;
  1010. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1011. if (bp->func_stx) {
  1012. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  1013. dmae->comp_addr_hi = 0;
  1014. dmae->comp_val = 1;
  1015. } else {
  1016. dmae->comp_addr_lo =
  1017. U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1018. dmae->comp_addr_hi =
  1019. U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1020. dmae->comp_val = DMAE_COMP_VAL;
  1021. *stats_comp = 0;
  1022. }
  1023. }
  1024. if (bp->func_stx) {
  1025. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1026. dmae->opcode =
  1027. bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  1028. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  1029. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  1030. dmae->dst_addr_lo = bp->func_stx >> 2;
  1031. dmae->dst_addr_hi = 0;
  1032. dmae->len = sizeof(struct host_func_stats) >> 2;
  1033. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1034. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1035. dmae->comp_val = DMAE_COMP_VAL;
  1036. *stats_comp = 0;
  1037. }
  1038. }
  1039. static void bnx2x_stats_stop(struct bnx2x *bp)
  1040. {
  1041. int update = 0;
  1042. bnx2x_stats_comp(bp);
  1043. if (bp->port.pmf)
  1044. update = (bnx2x_hw_stats_update(bp) == 0);
  1045. update |= (bnx2x_storm_stats_update(bp) == 0);
  1046. if (update) {
  1047. bnx2x_net_stats_update(bp);
  1048. if (bp->port.pmf)
  1049. bnx2x_port_stats_stop(bp);
  1050. bnx2x_hw_stats_post(bp);
  1051. bnx2x_stats_comp(bp);
  1052. }
  1053. }
  1054. static void bnx2x_stats_do_nothing(struct bnx2x *bp)
  1055. {
  1056. }
  1057. static const struct {
  1058. void (*action)(struct bnx2x *bp);
  1059. enum bnx2x_stats_state next_state;
  1060. } bnx2x_stats_stm[STATS_STATE_MAX][STATS_EVENT_MAX] = {
  1061. /* state event */
  1062. {
  1063. /* DISABLED PMF */ {bnx2x_stats_pmf_update, STATS_STATE_DISABLED},
  1064. /* LINK_UP */ {bnx2x_stats_start, STATS_STATE_ENABLED},
  1065. /* UPDATE */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED},
  1066. /* STOP */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED}
  1067. },
  1068. {
  1069. /* ENABLED PMF */ {bnx2x_stats_pmf_start, STATS_STATE_ENABLED},
  1070. /* LINK_UP */ {bnx2x_stats_restart, STATS_STATE_ENABLED},
  1071. /* UPDATE */ {bnx2x_stats_update, STATS_STATE_ENABLED},
  1072. /* STOP */ {bnx2x_stats_stop, STATS_STATE_DISABLED}
  1073. }
  1074. };
  1075. void bnx2x_stats_handle(struct bnx2x *bp, enum bnx2x_stats_event event)
  1076. {
  1077. enum bnx2x_stats_state state;
  1078. if (unlikely(bp->panic))
  1079. return;
  1080. spin_lock_bh(&bp->stats_lock);
  1081. state = bp->stats_state;
  1082. bp->stats_state = bnx2x_stats_stm[state][event].next_state;
  1083. spin_unlock_bh(&bp->stats_lock);
  1084. bnx2x_stats_stm[state][event].action(bp);
  1085. if ((event != STATS_EVENT_UPDATE) || netif_msg_timer(bp))
  1086. DP(BNX2X_MSG_STATS, "state %d -> event %d -> state %d\n",
  1087. state, event, bp->stats_state);
  1088. }
  1089. static void bnx2x_port_stats_base_init(struct bnx2x *bp)
  1090. {
  1091. struct dmae_command *dmae;
  1092. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1093. /* sanity */
  1094. if (!bp->port.pmf || !bp->port.port_stx) {
  1095. BNX2X_ERR("BUG!\n");
  1096. return;
  1097. }
  1098. bp->executer_idx = 0;
  1099. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1100. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  1101. true, DMAE_COMP_PCI);
  1102. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1103. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1104. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1105. dmae->dst_addr_hi = 0;
  1106. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1107. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1108. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1109. dmae->comp_val = DMAE_COMP_VAL;
  1110. *stats_comp = 0;
  1111. bnx2x_hw_stats_post(bp);
  1112. bnx2x_stats_comp(bp);
  1113. }
  1114. /* This function will prepare the statistics ramrod data the way
  1115. * we will only have to increment the statistics counter and
  1116. * send the ramrod each time we have to.
  1117. */
  1118. static void bnx2x_prep_fw_stats_req(struct bnx2x *bp)
  1119. {
  1120. int i;
  1121. int first_queue_query_index;
  1122. struct stats_query_header *stats_hdr = &bp->fw_stats_req->hdr;
  1123. dma_addr_t cur_data_offset;
  1124. struct stats_query_entry *cur_query_entry;
  1125. stats_hdr->cmd_num = bp->fw_stats_num;
  1126. stats_hdr->drv_stats_counter = 0;
  1127. /* storm_counters struct contains the counters of completed
  1128. * statistics requests per storm which are incremented by FW
  1129. * each time it completes hadning a statistics ramrod. We will
  1130. * check these counters in the timer handler and discard a
  1131. * (statistics) ramrod completion.
  1132. */
  1133. cur_data_offset = bp->fw_stats_data_mapping +
  1134. offsetof(struct bnx2x_fw_stats_data, storm_counters);
  1135. stats_hdr->stats_counters_addrs.hi =
  1136. cpu_to_le32(U64_HI(cur_data_offset));
  1137. stats_hdr->stats_counters_addrs.lo =
  1138. cpu_to_le32(U64_LO(cur_data_offset));
  1139. /* prepare to the first stats ramrod (will be completed with
  1140. * the counters equal to zero) - init counters to somethig different.
  1141. */
  1142. memset(&bp->fw_stats_data->storm_counters, 0xff,
  1143. sizeof(struct stats_counter));
  1144. /**** Port FW statistics data ****/
  1145. cur_data_offset = bp->fw_stats_data_mapping +
  1146. offsetof(struct bnx2x_fw_stats_data, port);
  1147. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PORT_QUERY_IDX];
  1148. cur_query_entry->kind = STATS_TYPE_PORT;
  1149. /* For port query index is a DONT CARE */
  1150. cur_query_entry->index = BP_PORT(bp);
  1151. /* For port query funcID is a DONT CARE */
  1152. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1153. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1154. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1155. /**** PF FW statistics data ****/
  1156. cur_data_offset = bp->fw_stats_data_mapping +
  1157. offsetof(struct bnx2x_fw_stats_data, pf);
  1158. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PF_QUERY_IDX];
  1159. cur_query_entry->kind = STATS_TYPE_PF;
  1160. /* For PF query index is a DONT CARE */
  1161. cur_query_entry->index = BP_PORT(bp);
  1162. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1163. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1164. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1165. /**** FCoE FW statistics data ****/
  1166. if (!NO_FCOE(bp)) {
  1167. cur_data_offset = bp->fw_stats_data_mapping +
  1168. offsetof(struct bnx2x_fw_stats_data, fcoe);
  1169. cur_query_entry =
  1170. &bp->fw_stats_req->query[BNX2X_FCOE_QUERY_IDX];
  1171. cur_query_entry->kind = STATS_TYPE_FCOE;
  1172. /* For FCoE query index is a DONT CARE */
  1173. cur_query_entry->index = BP_PORT(bp);
  1174. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1175. cur_query_entry->address.hi =
  1176. cpu_to_le32(U64_HI(cur_data_offset));
  1177. cur_query_entry->address.lo =
  1178. cpu_to_le32(U64_LO(cur_data_offset));
  1179. }
  1180. /**** Clients' queries ****/
  1181. cur_data_offset = bp->fw_stats_data_mapping +
  1182. offsetof(struct bnx2x_fw_stats_data, queue_stats);
  1183. /* first queue query index depends whether FCoE offloaded request will
  1184. * be included in the ramrod
  1185. */
  1186. if (!NO_FCOE(bp))
  1187. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX;
  1188. else
  1189. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX - 1;
  1190. for_each_eth_queue(bp, i) {
  1191. cur_query_entry =
  1192. &bp->fw_stats_req->
  1193. query[first_queue_query_index + i];
  1194. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1195. cur_query_entry->index = bnx2x_stats_id(&bp->fp[i]);
  1196. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1197. cur_query_entry->address.hi =
  1198. cpu_to_le32(U64_HI(cur_data_offset));
  1199. cur_query_entry->address.lo =
  1200. cpu_to_le32(U64_LO(cur_data_offset));
  1201. cur_data_offset += sizeof(struct per_queue_stats);
  1202. }
  1203. /* add FCoE queue query if needed */
  1204. if (!NO_FCOE(bp)) {
  1205. cur_query_entry =
  1206. &bp->fw_stats_req->
  1207. query[first_queue_query_index + i];
  1208. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1209. cur_query_entry->index = bnx2x_stats_id(&bp->fp[FCOE_IDX(bp)]);
  1210. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1211. cur_query_entry->address.hi =
  1212. cpu_to_le32(U64_HI(cur_data_offset));
  1213. cur_query_entry->address.lo =
  1214. cpu_to_le32(U64_LO(cur_data_offset));
  1215. }
  1216. }
  1217. void bnx2x_stats_init(struct bnx2x *bp)
  1218. {
  1219. int /*abs*/port = BP_PORT(bp);
  1220. int mb_idx = BP_FW_MB_IDX(bp);
  1221. int i;
  1222. bp->stats_pending = 0;
  1223. bp->executer_idx = 0;
  1224. bp->stats_counter = 0;
  1225. /* port and func stats for management */
  1226. if (!BP_NOMCP(bp)) {
  1227. bp->port.port_stx = SHMEM_RD(bp, port_mb[port].port_stx);
  1228. bp->func_stx = SHMEM_RD(bp, func_mb[mb_idx].fw_mb_param);
  1229. } else {
  1230. bp->port.port_stx = 0;
  1231. bp->func_stx = 0;
  1232. }
  1233. DP(BNX2X_MSG_STATS, "port_stx 0x%x func_stx 0x%x\n",
  1234. bp->port.port_stx, bp->func_stx);
  1235. /* pmf should retrieve port statistics from SP on a non-init*/
  1236. if (!bp->stats_init && bp->port.pmf && bp->port.port_stx)
  1237. bnx2x_stats_handle(bp, STATS_EVENT_PMF);
  1238. port = BP_PORT(bp);
  1239. /* port stats */
  1240. memset(&(bp->port.old_nig_stats), 0, sizeof(struct nig_stats));
  1241. bp->port.old_nig_stats.brb_discard =
  1242. REG_RD(bp, NIG_REG_STAT0_BRB_DISCARD + port*0x38);
  1243. bp->port.old_nig_stats.brb_truncate =
  1244. REG_RD(bp, NIG_REG_STAT0_BRB_TRUNCATE + port*0x38);
  1245. if (!CHIP_IS_E3(bp)) {
  1246. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT0 + port*0x50,
  1247. &(bp->port.old_nig_stats.egress_mac_pkt0_lo), 2);
  1248. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT1 + port*0x50,
  1249. &(bp->port.old_nig_stats.egress_mac_pkt1_lo), 2);
  1250. }
  1251. /* function stats */
  1252. for_each_queue(bp, i) {
  1253. struct bnx2x_fp_stats *fp_stats = &bp->fp_stats[i];
  1254. memset(&fp_stats->old_tclient, 0,
  1255. sizeof(fp_stats->old_tclient));
  1256. memset(&fp_stats->old_uclient, 0,
  1257. sizeof(fp_stats->old_uclient));
  1258. memset(&fp_stats->old_xclient, 0,
  1259. sizeof(fp_stats->old_xclient));
  1260. if (bp->stats_init) {
  1261. memset(&fp_stats->eth_q_stats, 0,
  1262. sizeof(fp_stats->eth_q_stats));
  1263. memset(&fp_stats->eth_q_stats_old, 0,
  1264. sizeof(fp_stats->eth_q_stats_old));
  1265. }
  1266. }
  1267. /* Prepare statistics ramrod data */
  1268. bnx2x_prep_fw_stats_req(bp);
  1269. memset(&bp->dev->stats, 0, sizeof(bp->dev->stats));
  1270. if (bp->stats_init) {
  1271. memset(&bp->net_stats_old, 0, sizeof(bp->net_stats_old));
  1272. memset(&bp->fw_stats_old, 0, sizeof(bp->fw_stats_old));
  1273. memset(&bp->eth_stats_old, 0, sizeof(bp->eth_stats_old));
  1274. memset(&bp->eth_stats, 0, sizeof(bp->eth_stats));
  1275. memset(&bp->func_stats, 0, sizeof(bp->func_stats));
  1276. /* Clean SP from previous statistics */
  1277. if (bp->func_stx) {
  1278. memset(bnx2x_sp(bp, func_stats), 0,
  1279. sizeof(struct host_func_stats));
  1280. bnx2x_func_stats_init(bp);
  1281. bnx2x_hw_stats_post(bp);
  1282. bnx2x_stats_comp(bp);
  1283. }
  1284. }
  1285. bp->stats_state = STATS_STATE_DISABLED;
  1286. if (bp->port.pmf && bp->port.port_stx)
  1287. bnx2x_port_stats_base_init(bp);
  1288. /* mark the end of statistics initializiation */
  1289. bp->stats_init = false;
  1290. }
  1291. void bnx2x_save_statistics(struct bnx2x *bp)
  1292. {
  1293. int i;
  1294. struct net_device_stats *nstats = &bp->dev->stats;
  1295. /* save queue statistics */
  1296. for_each_eth_queue(bp, i) {
  1297. struct bnx2x_fastpath *fp = &bp->fp[i];
  1298. struct bnx2x_eth_q_stats *qstats =
  1299. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  1300. struct bnx2x_eth_q_stats_old *qstats_old =
  1301. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  1302. UPDATE_QSTAT_OLD(total_unicast_bytes_received_hi);
  1303. UPDATE_QSTAT_OLD(total_unicast_bytes_received_lo);
  1304. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_hi);
  1305. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_lo);
  1306. UPDATE_QSTAT_OLD(total_multicast_bytes_received_hi);
  1307. UPDATE_QSTAT_OLD(total_multicast_bytes_received_lo);
  1308. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_hi);
  1309. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_lo);
  1310. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_hi);
  1311. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_lo);
  1312. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_hi);
  1313. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_lo);
  1314. UPDATE_QSTAT_OLD(total_tpa_bytes_hi);
  1315. UPDATE_QSTAT_OLD(total_tpa_bytes_lo);
  1316. }
  1317. /* save net_device_stats statistics */
  1318. bp->net_stats_old.rx_dropped = nstats->rx_dropped;
  1319. /* store port firmware statistics */
  1320. if (bp->port.pmf && IS_MF(bp)) {
  1321. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1322. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  1323. UPDATE_FW_STAT_OLD(mac_filter_discard);
  1324. UPDATE_FW_STAT_OLD(mf_tag_discard);
  1325. UPDATE_FW_STAT_OLD(brb_truncate_discard);
  1326. UPDATE_FW_STAT_OLD(mac_discard);
  1327. }
  1328. }
  1329. void bnx2x_afex_collect_stats(struct bnx2x *bp, void *void_afex_stats,
  1330. u32 stats_type)
  1331. {
  1332. int i;
  1333. struct afex_stats *afex_stats = (struct afex_stats *)void_afex_stats;
  1334. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1335. struct per_queue_stats *fcoe_q_stats =
  1336. &bp->fw_stats_data->queue_stats[FCOE_IDX(bp)];
  1337. struct tstorm_per_queue_stats *fcoe_q_tstorm_stats =
  1338. &fcoe_q_stats->tstorm_queue_statistics;
  1339. struct ustorm_per_queue_stats *fcoe_q_ustorm_stats =
  1340. &fcoe_q_stats->ustorm_queue_statistics;
  1341. struct xstorm_per_queue_stats *fcoe_q_xstorm_stats =
  1342. &fcoe_q_stats->xstorm_queue_statistics;
  1343. struct fcoe_statistics_params *fw_fcoe_stat =
  1344. &bp->fw_stats_data->fcoe;
  1345. memset(afex_stats, 0, sizeof(struct afex_stats));
  1346. for_each_eth_queue(bp, i) {
  1347. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1348. ADD_64(afex_stats->rx_unicast_bytes_hi,
  1349. qstats->total_unicast_bytes_received_hi,
  1350. afex_stats->rx_unicast_bytes_lo,
  1351. qstats->total_unicast_bytes_received_lo);
  1352. ADD_64(afex_stats->rx_broadcast_bytes_hi,
  1353. qstats->total_broadcast_bytes_received_hi,
  1354. afex_stats->rx_broadcast_bytes_lo,
  1355. qstats->total_broadcast_bytes_received_lo);
  1356. ADD_64(afex_stats->rx_multicast_bytes_hi,
  1357. qstats->total_multicast_bytes_received_hi,
  1358. afex_stats->rx_multicast_bytes_lo,
  1359. qstats->total_multicast_bytes_received_lo);
  1360. ADD_64(afex_stats->rx_unicast_frames_hi,
  1361. qstats->total_unicast_packets_received_hi,
  1362. afex_stats->rx_unicast_frames_lo,
  1363. qstats->total_unicast_packets_received_lo);
  1364. ADD_64(afex_stats->rx_broadcast_frames_hi,
  1365. qstats->total_broadcast_packets_received_hi,
  1366. afex_stats->rx_broadcast_frames_lo,
  1367. qstats->total_broadcast_packets_received_lo);
  1368. ADD_64(afex_stats->rx_multicast_frames_hi,
  1369. qstats->total_multicast_packets_received_hi,
  1370. afex_stats->rx_multicast_frames_lo,
  1371. qstats->total_multicast_packets_received_lo);
  1372. /* sum to rx_frames_discarded all discraded
  1373. * packets due to size, ttl0 and checksum
  1374. */
  1375. ADD_64(afex_stats->rx_frames_discarded_hi,
  1376. qstats->total_packets_received_checksum_discarded_hi,
  1377. afex_stats->rx_frames_discarded_lo,
  1378. qstats->total_packets_received_checksum_discarded_lo);
  1379. ADD_64(afex_stats->rx_frames_discarded_hi,
  1380. qstats->total_packets_received_ttl0_discarded_hi,
  1381. afex_stats->rx_frames_discarded_lo,
  1382. qstats->total_packets_received_ttl0_discarded_lo);
  1383. ADD_64(afex_stats->rx_frames_discarded_hi,
  1384. qstats->etherstatsoverrsizepkts_hi,
  1385. afex_stats->rx_frames_discarded_lo,
  1386. qstats->etherstatsoverrsizepkts_lo);
  1387. ADD_64(afex_stats->rx_frames_dropped_hi,
  1388. qstats->no_buff_discard_hi,
  1389. afex_stats->rx_frames_dropped_lo,
  1390. qstats->no_buff_discard_lo);
  1391. ADD_64(afex_stats->tx_unicast_bytes_hi,
  1392. qstats->total_unicast_bytes_transmitted_hi,
  1393. afex_stats->tx_unicast_bytes_lo,
  1394. qstats->total_unicast_bytes_transmitted_lo);
  1395. ADD_64(afex_stats->tx_broadcast_bytes_hi,
  1396. qstats->total_broadcast_bytes_transmitted_hi,
  1397. afex_stats->tx_broadcast_bytes_lo,
  1398. qstats->total_broadcast_bytes_transmitted_lo);
  1399. ADD_64(afex_stats->tx_multicast_bytes_hi,
  1400. qstats->total_multicast_bytes_transmitted_hi,
  1401. afex_stats->tx_multicast_bytes_lo,
  1402. qstats->total_multicast_bytes_transmitted_lo);
  1403. ADD_64(afex_stats->tx_unicast_frames_hi,
  1404. qstats->total_unicast_packets_transmitted_hi,
  1405. afex_stats->tx_unicast_frames_lo,
  1406. qstats->total_unicast_packets_transmitted_lo);
  1407. ADD_64(afex_stats->tx_broadcast_frames_hi,
  1408. qstats->total_broadcast_packets_transmitted_hi,
  1409. afex_stats->tx_broadcast_frames_lo,
  1410. qstats->total_broadcast_packets_transmitted_lo);
  1411. ADD_64(afex_stats->tx_multicast_frames_hi,
  1412. qstats->total_multicast_packets_transmitted_hi,
  1413. afex_stats->tx_multicast_frames_lo,
  1414. qstats->total_multicast_packets_transmitted_lo);
  1415. ADD_64(afex_stats->tx_frames_dropped_hi,
  1416. qstats->total_transmitted_dropped_packets_error_hi,
  1417. afex_stats->tx_frames_dropped_lo,
  1418. qstats->total_transmitted_dropped_packets_error_lo);
  1419. }
  1420. /* now add FCoE statistics which are collected separately
  1421. * (both offloaded and non offloaded)
  1422. */
  1423. if (!NO_FCOE(bp)) {
  1424. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1425. LE32_0,
  1426. afex_stats->rx_unicast_bytes_lo,
  1427. fw_fcoe_stat->rx_stat0.fcoe_rx_byte_cnt);
  1428. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1429. fcoe_q_tstorm_stats->rcv_ucast_bytes.hi,
  1430. afex_stats->rx_unicast_bytes_lo,
  1431. fcoe_q_tstorm_stats->rcv_ucast_bytes.lo);
  1432. ADD_64_LE(afex_stats->rx_broadcast_bytes_hi,
  1433. fcoe_q_tstorm_stats->rcv_bcast_bytes.hi,
  1434. afex_stats->rx_broadcast_bytes_lo,
  1435. fcoe_q_tstorm_stats->rcv_bcast_bytes.lo);
  1436. ADD_64_LE(afex_stats->rx_multicast_bytes_hi,
  1437. fcoe_q_tstorm_stats->rcv_mcast_bytes.hi,
  1438. afex_stats->rx_multicast_bytes_lo,
  1439. fcoe_q_tstorm_stats->rcv_mcast_bytes.lo);
  1440. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1441. LE32_0,
  1442. afex_stats->rx_unicast_frames_lo,
  1443. fw_fcoe_stat->rx_stat0.fcoe_rx_pkt_cnt);
  1444. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1445. LE32_0,
  1446. afex_stats->rx_unicast_frames_lo,
  1447. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1448. ADD_64_LE(afex_stats->rx_broadcast_frames_hi,
  1449. LE32_0,
  1450. afex_stats->rx_broadcast_frames_lo,
  1451. fcoe_q_tstorm_stats->rcv_bcast_pkts);
  1452. ADD_64_LE(afex_stats->rx_multicast_frames_hi,
  1453. LE32_0,
  1454. afex_stats->rx_multicast_frames_lo,
  1455. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1456. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1457. LE32_0,
  1458. afex_stats->rx_frames_discarded_lo,
  1459. fcoe_q_tstorm_stats->checksum_discard);
  1460. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1461. LE32_0,
  1462. afex_stats->rx_frames_discarded_lo,
  1463. fcoe_q_tstorm_stats->pkts_too_big_discard);
  1464. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1465. LE32_0,
  1466. afex_stats->rx_frames_discarded_lo,
  1467. fcoe_q_tstorm_stats->ttl0_discard);
  1468. ADD_64_LE16(afex_stats->rx_frames_dropped_hi,
  1469. LE16_0,
  1470. afex_stats->rx_frames_dropped_lo,
  1471. fcoe_q_tstorm_stats->no_buff_discard);
  1472. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1473. LE32_0,
  1474. afex_stats->rx_frames_dropped_lo,
  1475. fcoe_q_ustorm_stats->ucast_no_buff_pkts);
  1476. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1477. LE32_0,
  1478. afex_stats->rx_frames_dropped_lo,
  1479. fcoe_q_ustorm_stats->mcast_no_buff_pkts);
  1480. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1481. LE32_0,
  1482. afex_stats->rx_frames_dropped_lo,
  1483. fcoe_q_ustorm_stats->bcast_no_buff_pkts);
  1484. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1485. LE32_0,
  1486. afex_stats->rx_frames_dropped_lo,
  1487. fw_fcoe_stat->rx_stat1.fcoe_rx_drop_pkt_cnt);
  1488. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1489. LE32_0,
  1490. afex_stats->rx_frames_dropped_lo,
  1491. fw_fcoe_stat->rx_stat2.fcoe_rx_drop_pkt_cnt);
  1492. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1493. LE32_0,
  1494. afex_stats->tx_unicast_bytes_lo,
  1495. fw_fcoe_stat->tx_stat.fcoe_tx_byte_cnt);
  1496. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1497. fcoe_q_xstorm_stats->ucast_bytes_sent.hi,
  1498. afex_stats->tx_unicast_bytes_lo,
  1499. fcoe_q_xstorm_stats->ucast_bytes_sent.lo);
  1500. ADD_64_LE(afex_stats->tx_broadcast_bytes_hi,
  1501. fcoe_q_xstorm_stats->bcast_bytes_sent.hi,
  1502. afex_stats->tx_broadcast_bytes_lo,
  1503. fcoe_q_xstorm_stats->bcast_bytes_sent.lo);
  1504. ADD_64_LE(afex_stats->tx_multicast_bytes_hi,
  1505. fcoe_q_xstorm_stats->mcast_bytes_sent.hi,
  1506. afex_stats->tx_multicast_bytes_lo,
  1507. fcoe_q_xstorm_stats->mcast_bytes_sent.lo);
  1508. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1509. LE32_0,
  1510. afex_stats->tx_unicast_frames_lo,
  1511. fw_fcoe_stat->tx_stat.fcoe_tx_pkt_cnt);
  1512. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1513. LE32_0,
  1514. afex_stats->tx_unicast_frames_lo,
  1515. fcoe_q_xstorm_stats->ucast_pkts_sent);
  1516. ADD_64_LE(afex_stats->tx_broadcast_frames_hi,
  1517. LE32_0,
  1518. afex_stats->tx_broadcast_frames_lo,
  1519. fcoe_q_xstorm_stats->bcast_pkts_sent);
  1520. ADD_64_LE(afex_stats->tx_multicast_frames_hi,
  1521. LE32_0,
  1522. afex_stats->tx_multicast_frames_lo,
  1523. fcoe_q_xstorm_stats->mcast_pkts_sent);
  1524. ADD_64_LE(afex_stats->tx_frames_dropped_hi,
  1525. LE32_0,
  1526. afex_stats->tx_frames_dropped_lo,
  1527. fcoe_q_xstorm_stats->error_drop_pkts);
  1528. }
  1529. /* if port stats are requested, add them to the PMF
  1530. * stats, as anyway they will be accumulated by the
  1531. * MCP before sent to the switch
  1532. */
  1533. if ((bp->port.pmf) && (stats_type == VICSTATST_UIF_INDEX)) {
  1534. ADD_64(afex_stats->rx_frames_dropped_hi,
  1535. 0,
  1536. afex_stats->rx_frames_dropped_lo,
  1537. estats->mac_filter_discard);
  1538. ADD_64(afex_stats->rx_frames_dropped_hi,
  1539. 0,
  1540. afex_stats->rx_frames_dropped_lo,
  1541. estats->brb_truncate_discard);
  1542. ADD_64(afex_stats->rx_frames_discarded_hi,
  1543. 0,
  1544. afex_stats->rx_frames_discarded_lo,
  1545. estats->mac_discard);
  1546. }
  1547. }