au1550_ac97.c 50 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127
  1. /*
  2. * au1550_ac97.c -- Sound driver for Alchemy Au1550 MIPS Internet Edge
  3. * Processor.
  4. *
  5. * Copyright 2004 Embedded Edge, LLC
  6. * dan@embeddededge.com
  7. *
  8. * Mostly copied from the au1000.c driver and some from the
  9. * PowerMac dbdma driver.
  10. * We assume the processor can do memory coherent DMA.
  11. *
  12. * Ported to 2.6 by Matt Porter <mporter@kernel.crashing.org>
  13. *
  14. * This program is free software; you can redistribute it and/or modify it
  15. * under the terms of the GNU General Public License as published by the
  16. * Free Software Foundation; either version 2 of the License, or (at your
  17. * option) any later version.
  18. *
  19. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  20. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  21. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  22. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  23. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  24. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  25. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  26. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  28. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29. *
  30. * You should have received a copy of the GNU General Public License along
  31. * with this program; if not, write to the Free Software Foundation, Inc.,
  32. * 675 Mass Ave, Cambridge, MA 02139, USA.
  33. *
  34. */
  35. #undef DEBUG
  36. #include <linux/module.h>
  37. #include <linux/string.h>
  38. #include <linux/ioport.h>
  39. #include <linux/sched.h>
  40. #include <linux/delay.h>
  41. #include <linux/sound.h>
  42. #include <linux/slab.h>
  43. #include <linux/soundcard.h>
  44. #include <linux/init.h>
  45. #include <linux/interrupt.h>
  46. #include <linux/kernel.h>
  47. #include <linux/poll.h>
  48. #include <linux/pci.h>
  49. #include <linux/bitops.h>
  50. #include <linux/spinlock.h>
  51. #include <linux/smp_lock.h>
  52. #include <linux/ac97_codec.h>
  53. #include <linux/mutex.h>
  54. #include <asm/io.h>
  55. #include <asm/uaccess.h>
  56. #include <asm/hardirq.h>
  57. #include <asm/mach-au1x00/au1000.h>
  58. #include <asm/mach-au1x00/au1xxx_psc.h>
  59. #include <asm/mach-au1x00/au1xxx_dbdma.h>
  60. #undef OSS_DOCUMENTED_MIXER_SEMANTICS
  61. /* misc stuff */
  62. #define POLL_COUNT 0x50000
  63. #define AC97_EXT_DACS (AC97_EXTID_SDAC | AC97_EXTID_CDAC | AC97_EXTID_LDAC)
  64. /* The number of DBDMA ring descriptors to allocate. No sense making
  65. * this too large....if you can't keep up with a few you aren't likely
  66. * to be able to with lots of them, either.
  67. */
  68. #define NUM_DBDMA_DESCRIPTORS 4
  69. #define err(format, arg...) printk(KERN_ERR format "\n" , ## arg)
  70. /* Boot options
  71. * 0 = no VRA, 1 = use VRA if codec supports it
  72. */
  73. static int vra = 1;
  74. module_param(vra, bool, 0);
  75. MODULE_PARM_DESC(vra, "if 1 use VRA if codec supports it");
  76. static struct au1550_state {
  77. /* soundcore stuff */
  78. int dev_audio;
  79. struct ac97_codec *codec;
  80. unsigned codec_base_caps; /* AC'97 reg 00h, "Reset Register" */
  81. unsigned codec_ext_caps; /* AC'97 reg 28h, "Extended Audio ID" */
  82. int no_vra; /* do not use VRA */
  83. spinlock_t lock;
  84. struct mutex open_mutex;
  85. struct mutex sem;
  86. mode_t open_mode;
  87. wait_queue_head_t open_wait;
  88. struct dmabuf {
  89. u32 dmanr;
  90. unsigned sample_rate;
  91. unsigned src_factor;
  92. unsigned sample_size;
  93. int num_channels;
  94. int dma_bytes_per_sample;
  95. int user_bytes_per_sample;
  96. int cnt_factor;
  97. void *rawbuf;
  98. unsigned buforder;
  99. unsigned numfrag;
  100. unsigned fragshift;
  101. void *nextIn;
  102. void *nextOut;
  103. int count;
  104. unsigned total_bytes;
  105. unsigned error;
  106. wait_queue_head_t wait;
  107. /* redundant, but makes calculations easier */
  108. unsigned fragsize;
  109. unsigned dma_fragsize;
  110. unsigned dmasize;
  111. unsigned dma_qcount;
  112. /* OSS stuff */
  113. unsigned mapped:1;
  114. unsigned ready:1;
  115. unsigned stopped:1;
  116. unsigned ossfragshift;
  117. int ossmaxfrags;
  118. unsigned subdivision;
  119. } dma_dac, dma_adc;
  120. } au1550_state;
  121. static unsigned
  122. ld2(unsigned int x)
  123. {
  124. unsigned r = 0;
  125. if (x >= 0x10000) {
  126. x >>= 16;
  127. r += 16;
  128. }
  129. if (x >= 0x100) {
  130. x >>= 8;
  131. r += 8;
  132. }
  133. if (x >= 0x10) {
  134. x >>= 4;
  135. r += 4;
  136. }
  137. if (x >= 4) {
  138. x >>= 2;
  139. r += 2;
  140. }
  141. if (x >= 2)
  142. r++;
  143. return r;
  144. }
  145. static void
  146. au1550_delay(int msec)
  147. {
  148. unsigned long tmo;
  149. signed long tmo2;
  150. if (in_interrupt())
  151. return;
  152. tmo = jiffies + (msec * HZ) / 1000;
  153. for (;;) {
  154. tmo2 = tmo - jiffies;
  155. if (tmo2 <= 0)
  156. break;
  157. schedule_timeout(tmo2);
  158. }
  159. }
  160. static u16
  161. rdcodec(struct ac97_codec *codec, u8 addr)
  162. {
  163. struct au1550_state *s = (struct au1550_state *)codec->private_data;
  164. unsigned long flags;
  165. u32 cmd, val;
  166. u16 data;
  167. int i;
  168. spin_lock_irqsave(&s->lock, flags);
  169. for (i = 0; i < POLL_COUNT; i++) {
  170. val = au_readl(PSC_AC97STAT);
  171. au_sync();
  172. if (!(val & PSC_AC97STAT_CP))
  173. break;
  174. }
  175. if (i == POLL_COUNT)
  176. err("rdcodec: codec cmd pending expired!");
  177. cmd = (u32)PSC_AC97CDC_INDX(addr);
  178. cmd |= PSC_AC97CDC_RD; /* read command */
  179. au_writel(cmd, PSC_AC97CDC);
  180. au_sync();
  181. /* now wait for the data
  182. */
  183. for (i = 0; i < POLL_COUNT; i++) {
  184. val = au_readl(PSC_AC97STAT);
  185. au_sync();
  186. if (!(val & PSC_AC97STAT_CP))
  187. break;
  188. }
  189. if (i == POLL_COUNT) {
  190. err("rdcodec: read poll expired!");
  191. return 0;
  192. }
  193. /* wait for command done?
  194. */
  195. for (i = 0; i < POLL_COUNT; i++) {
  196. val = au_readl(PSC_AC97EVNT);
  197. au_sync();
  198. if (val & PSC_AC97EVNT_CD)
  199. break;
  200. }
  201. if (i == POLL_COUNT) {
  202. err("rdcodec: read cmdwait expired!");
  203. return 0;
  204. }
  205. data = au_readl(PSC_AC97CDC) & 0xffff;
  206. au_sync();
  207. /* Clear command done event.
  208. */
  209. au_writel(PSC_AC97EVNT_CD, PSC_AC97EVNT);
  210. au_sync();
  211. spin_unlock_irqrestore(&s->lock, flags);
  212. return data;
  213. }
  214. static void
  215. wrcodec(struct ac97_codec *codec, u8 addr, u16 data)
  216. {
  217. struct au1550_state *s = (struct au1550_state *)codec->private_data;
  218. unsigned long flags;
  219. u32 cmd, val;
  220. int i;
  221. spin_lock_irqsave(&s->lock, flags);
  222. for (i = 0; i < POLL_COUNT; i++) {
  223. val = au_readl(PSC_AC97STAT);
  224. au_sync();
  225. if (!(val & PSC_AC97STAT_CP))
  226. break;
  227. }
  228. if (i == POLL_COUNT)
  229. err("wrcodec: codec cmd pending expired!");
  230. cmd = (u32)PSC_AC97CDC_INDX(addr);
  231. cmd |= (u32)data;
  232. au_writel(cmd, PSC_AC97CDC);
  233. au_sync();
  234. for (i = 0; i < POLL_COUNT; i++) {
  235. val = au_readl(PSC_AC97STAT);
  236. au_sync();
  237. if (!(val & PSC_AC97STAT_CP))
  238. break;
  239. }
  240. if (i == POLL_COUNT)
  241. err("wrcodec: codec cmd pending expired!");
  242. for (i = 0; i < POLL_COUNT; i++) {
  243. val = au_readl(PSC_AC97EVNT);
  244. au_sync();
  245. if (val & PSC_AC97EVNT_CD)
  246. break;
  247. }
  248. if (i == POLL_COUNT)
  249. err("wrcodec: read cmdwait expired!");
  250. /* Clear command done event.
  251. */
  252. au_writel(PSC_AC97EVNT_CD, PSC_AC97EVNT);
  253. au_sync();
  254. spin_unlock_irqrestore(&s->lock, flags);
  255. }
  256. static void
  257. waitcodec(struct ac97_codec *codec)
  258. {
  259. u16 temp;
  260. u32 val;
  261. int i;
  262. /* codec_wait is used to wait for a ready state after
  263. * an AC97C_RESET.
  264. */
  265. au1550_delay(10);
  266. /* first poll the CODEC_READY tag bit
  267. */
  268. for (i = 0; i < POLL_COUNT; i++) {
  269. val = au_readl(PSC_AC97STAT);
  270. au_sync();
  271. if (val & PSC_AC97STAT_CR)
  272. break;
  273. }
  274. if (i == POLL_COUNT) {
  275. err("waitcodec: CODEC_READY poll expired!");
  276. return;
  277. }
  278. /* get AC'97 powerdown control/status register
  279. */
  280. temp = rdcodec(codec, AC97_POWER_CONTROL);
  281. /* If anything is powered down, power'em up
  282. */
  283. if (temp & 0x7f00) {
  284. /* Power on
  285. */
  286. wrcodec(codec, AC97_POWER_CONTROL, 0);
  287. au1550_delay(100);
  288. /* Reread
  289. */
  290. temp = rdcodec(codec, AC97_POWER_CONTROL);
  291. }
  292. /* Check if Codec REF,ANL,DAC,ADC ready
  293. */
  294. if ((temp & 0x7f0f) != 0x000f)
  295. err("codec reg 26 status (0x%x) not ready!!", temp);
  296. }
  297. /* stop the ADC before calling */
  298. static void
  299. set_adc_rate(struct au1550_state *s, unsigned rate)
  300. {
  301. struct dmabuf *adc = &s->dma_adc;
  302. struct dmabuf *dac = &s->dma_dac;
  303. unsigned adc_rate, dac_rate;
  304. u16 ac97_extstat;
  305. if (s->no_vra) {
  306. /* calc SRC factor
  307. */
  308. adc->src_factor = ((96000 / rate) + 1) >> 1;
  309. adc->sample_rate = 48000 / adc->src_factor;
  310. return;
  311. }
  312. adc->src_factor = 1;
  313. ac97_extstat = rdcodec(s->codec, AC97_EXTENDED_STATUS);
  314. rate = rate > 48000 ? 48000 : rate;
  315. /* enable VRA
  316. */
  317. wrcodec(s->codec, AC97_EXTENDED_STATUS,
  318. ac97_extstat | AC97_EXTSTAT_VRA);
  319. /* now write the sample rate
  320. */
  321. wrcodec(s->codec, AC97_PCM_LR_ADC_RATE, (u16) rate);
  322. /* read it back for actual supported rate
  323. */
  324. adc_rate = rdcodec(s->codec, AC97_PCM_LR_ADC_RATE);
  325. pr_debug("set_adc_rate: set to %d Hz\n", adc_rate);
  326. /* some codec's don't allow unequal DAC and ADC rates, in which case
  327. * writing one rate reg actually changes both.
  328. */
  329. dac_rate = rdcodec(s->codec, AC97_PCM_FRONT_DAC_RATE);
  330. if (dac->num_channels > 2)
  331. wrcodec(s->codec, AC97_PCM_SURR_DAC_RATE, dac_rate);
  332. if (dac->num_channels > 4)
  333. wrcodec(s->codec, AC97_PCM_LFE_DAC_RATE, dac_rate);
  334. adc->sample_rate = adc_rate;
  335. dac->sample_rate = dac_rate;
  336. }
  337. /* stop the DAC before calling */
  338. static void
  339. set_dac_rate(struct au1550_state *s, unsigned rate)
  340. {
  341. struct dmabuf *dac = &s->dma_dac;
  342. struct dmabuf *adc = &s->dma_adc;
  343. unsigned adc_rate, dac_rate;
  344. u16 ac97_extstat;
  345. if (s->no_vra) {
  346. /* calc SRC factor
  347. */
  348. dac->src_factor = ((96000 / rate) + 1) >> 1;
  349. dac->sample_rate = 48000 / dac->src_factor;
  350. return;
  351. }
  352. dac->src_factor = 1;
  353. ac97_extstat = rdcodec(s->codec, AC97_EXTENDED_STATUS);
  354. rate = rate > 48000 ? 48000 : rate;
  355. /* enable VRA
  356. */
  357. wrcodec(s->codec, AC97_EXTENDED_STATUS,
  358. ac97_extstat | AC97_EXTSTAT_VRA);
  359. /* now write the sample rate
  360. */
  361. wrcodec(s->codec, AC97_PCM_FRONT_DAC_RATE, (u16) rate);
  362. /* I don't support different sample rates for multichannel,
  363. * so make these channels the same.
  364. */
  365. if (dac->num_channels > 2)
  366. wrcodec(s->codec, AC97_PCM_SURR_DAC_RATE, (u16) rate);
  367. if (dac->num_channels > 4)
  368. wrcodec(s->codec, AC97_PCM_LFE_DAC_RATE, (u16) rate);
  369. /* read it back for actual supported rate
  370. */
  371. dac_rate = rdcodec(s->codec, AC97_PCM_FRONT_DAC_RATE);
  372. pr_debug("set_dac_rate: set to %d Hz\n", dac_rate);
  373. /* some codec's don't allow unequal DAC and ADC rates, in which case
  374. * writing one rate reg actually changes both.
  375. */
  376. adc_rate = rdcodec(s->codec, AC97_PCM_LR_ADC_RATE);
  377. dac->sample_rate = dac_rate;
  378. adc->sample_rate = adc_rate;
  379. }
  380. static void
  381. stop_dac(struct au1550_state *s)
  382. {
  383. struct dmabuf *db = &s->dma_dac;
  384. u32 stat;
  385. unsigned long flags;
  386. if (db->stopped)
  387. return;
  388. spin_lock_irqsave(&s->lock, flags);
  389. au_writel(PSC_AC97PCR_TP, PSC_AC97PCR);
  390. au_sync();
  391. /* Wait for Transmit Busy to show disabled.
  392. */
  393. do {
  394. stat = au_readl(PSC_AC97STAT);
  395. au_sync();
  396. } while ((stat & PSC_AC97STAT_TB) != 0);
  397. au1xxx_dbdma_reset(db->dmanr);
  398. db->stopped = 1;
  399. spin_unlock_irqrestore(&s->lock, flags);
  400. }
  401. static void
  402. stop_adc(struct au1550_state *s)
  403. {
  404. struct dmabuf *db = &s->dma_adc;
  405. unsigned long flags;
  406. u32 stat;
  407. if (db->stopped)
  408. return;
  409. spin_lock_irqsave(&s->lock, flags);
  410. au_writel(PSC_AC97PCR_RP, PSC_AC97PCR);
  411. au_sync();
  412. /* Wait for Receive Busy to show disabled.
  413. */
  414. do {
  415. stat = au_readl(PSC_AC97STAT);
  416. au_sync();
  417. } while ((stat & PSC_AC97STAT_RB) != 0);
  418. au1xxx_dbdma_reset(db->dmanr);
  419. db->stopped = 1;
  420. spin_unlock_irqrestore(&s->lock, flags);
  421. }
  422. static void
  423. set_xmit_slots(int num_channels)
  424. {
  425. u32 ac97_config, stat;
  426. ac97_config = au_readl(PSC_AC97CFG);
  427. au_sync();
  428. ac97_config &= ~(PSC_AC97CFG_TXSLOT_MASK | PSC_AC97CFG_DE_ENABLE);
  429. au_writel(ac97_config, PSC_AC97CFG);
  430. au_sync();
  431. switch (num_channels) {
  432. case 6: /* stereo with surround and center/LFE,
  433. * slots 3,4,6,7,8,9
  434. */
  435. ac97_config |= PSC_AC97CFG_TXSLOT_ENA(6);
  436. ac97_config |= PSC_AC97CFG_TXSLOT_ENA(9);
  437. case 4: /* stereo with surround, slots 3,4,7,8 */
  438. ac97_config |= PSC_AC97CFG_TXSLOT_ENA(7);
  439. ac97_config |= PSC_AC97CFG_TXSLOT_ENA(8);
  440. case 2: /* stereo, slots 3,4 */
  441. case 1: /* mono */
  442. ac97_config |= PSC_AC97CFG_TXSLOT_ENA(3);
  443. ac97_config |= PSC_AC97CFG_TXSLOT_ENA(4);
  444. }
  445. au_writel(ac97_config, PSC_AC97CFG);
  446. au_sync();
  447. ac97_config |= PSC_AC97CFG_DE_ENABLE;
  448. au_writel(ac97_config, PSC_AC97CFG);
  449. au_sync();
  450. /* Wait for Device ready.
  451. */
  452. do {
  453. stat = au_readl(PSC_AC97STAT);
  454. au_sync();
  455. } while ((stat & PSC_AC97STAT_DR) == 0);
  456. }
  457. static void
  458. set_recv_slots(int num_channels)
  459. {
  460. u32 ac97_config, stat;
  461. ac97_config = au_readl(PSC_AC97CFG);
  462. au_sync();
  463. ac97_config &= ~(PSC_AC97CFG_RXSLOT_MASK | PSC_AC97CFG_DE_ENABLE);
  464. au_writel(ac97_config, PSC_AC97CFG);
  465. au_sync();
  466. /* Always enable slots 3 and 4 (stereo). Slot 6 is
  467. * optional Mic ADC, which we don't support yet.
  468. */
  469. ac97_config |= PSC_AC97CFG_RXSLOT_ENA(3);
  470. ac97_config |= PSC_AC97CFG_RXSLOT_ENA(4);
  471. au_writel(ac97_config, PSC_AC97CFG);
  472. au_sync();
  473. ac97_config |= PSC_AC97CFG_DE_ENABLE;
  474. au_writel(ac97_config, PSC_AC97CFG);
  475. au_sync();
  476. /* Wait for Device ready.
  477. */
  478. do {
  479. stat = au_readl(PSC_AC97STAT);
  480. au_sync();
  481. } while ((stat & PSC_AC97STAT_DR) == 0);
  482. }
  483. /* Hold spinlock for both start_dac() and start_adc() calls */
  484. static void
  485. start_dac(struct au1550_state *s)
  486. {
  487. struct dmabuf *db = &s->dma_dac;
  488. if (!db->stopped)
  489. return;
  490. set_xmit_slots(db->num_channels);
  491. au_writel(PSC_AC97PCR_TC, PSC_AC97PCR);
  492. au_sync();
  493. au_writel(PSC_AC97PCR_TS, PSC_AC97PCR);
  494. au_sync();
  495. au1xxx_dbdma_start(db->dmanr);
  496. db->stopped = 0;
  497. }
  498. static void
  499. start_adc(struct au1550_state *s)
  500. {
  501. struct dmabuf *db = &s->dma_adc;
  502. int i;
  503. if (!db->stopped)
  504. return;
  505. /* Put two buffers on the ring to get things started.
  506. */
  507. for (i=0; i<2; i++) {
  508. au1xxx_dbdma_put_dest(db->dmanr, db->nextIn, db->dma_fragsize);
  509. db->nextIn += db->dma_fragsize;
  510. if (db->nextIn >= db->rawbuf + db->dmasize)
  511. db->nextIn -= db->dmasize;
  512. }
  513. set_recv_slots(db->num_channels);
  514. au1xxx_dbdma_start(db->dmanr);
  515. au_writel(PSC_AC97PCR_RC, PSC_AC97PCR);
  516. au_sync();
  517. au_writel(PSC_AC97PCR_RS, PSC_AC97PCR);
  518. au_sync();
  519. db->stopped = 0;
  520. }
  521. static int
  522. prog_dmabuf(struct au1550_state *s, struct dmabuf *db)
  523. {
  524. unsigned user_bytes_per_sec;
  525. unsigned bufs;
  526. unsigned rate = db->sample_rate;
  527. if (!db->rawbuf) {
  528. db->ready = db->mapped = 0;
  529. db->buforder = 5; /* 32 * PAGE_SIZE */
  530. db->rawbuf = kmalloc((PAGE_SIZE << db->buforder), GFP_KERNEL);
  531. if (!db->rawbuf)
  532. return -ENOMEM;
  533. }
  534. db->cnt_factor = 1;
  535. if (db->sample_size == 8)
  536. db->cnt_factor *= 2;
  537. if (db->num_channels == 1)
  538. db->cnt_factor *= 2;
  539. db->cnt_factor *= db->src_factor;
  540. db->count = 0;
  541. db->dma_qcount = 0;
  542. db->nextIn = db->nextOut = db->rawbuf;
  543. db->user_bytes_per_sample = (db->sample_size>>3) * db->num_channels;
  544. db->dma_bytes_per_sample = 2 * ((db->num_channels == 1) ?
  545. 2 : db->num_channels);
  546. user_bytes_per_sec = rate * db->user_bytes_per_sample;
  547. bufs = PAGE_SIZE << db->buforder;
  548. if (db->ossfragshift) {
  549. if ((1000 << db->ossfragshift) < user_bytes_per_sec)
  550. db->fragshift = ld2(user_bytes_per_sec/1000);
  551. else
  552. db->fragshift = db->ossfragshift;
  553. } else {
  554. db->fragshift = ld2(user_bytes_per_sec / 100 /
  555. (db->subdivision ? db->subdivision : 1));
  556. if (db->fragshift < 3)
  557. db->fragshift = 3;
  558. }
  559. db->fragsize = 1 << db->fragshift;
  560. db->dma_fragsize = db->fragsize * db->cnt_factor;
  561. db->numfrag = bufs / db->dma_fragsize;
  562. while (db->numfrag < 4 && db->fragshift > 3) {
  563. db->fragshift--;
  564. db->fragsize = 1 << db->fragshift;
  565. db->dma_fragsize = db->fragsize * db->cnt_factor;
  566. db->numfrag = bufs / db->dma_fragsize;
  567. }
  568. if (db->ossmaxfrags >= 4 && db->ossmaxfrags < db->numfrag)
  569. db->numfrag = db->ossmaxfrags;
  570. db->dmasize = db->dma_fragsize * db->numfrag;
  571. memset(db->rawbuf, 0, bufs);
  572. pr_debug("prog_dmabuf: rate=%d, samplesize=%d, channels=%d\n",
  573. rate, db->sample_size, db->num_channels);
  574. pr_debug("prog_dmabuf: fragsize=%d, cnt_factor=%d, dma_fragsize=%d\n",
  575. db->fragsize, db->cnt_factor, db->dma_fragsize);
  576. pr_debug("prog_dmabuf: numfrag=%d, dmasize=%d\n", db->numfrag, db->dmasize);
  577. db->ready = 1;
  578. return 0;
  579. }
  580. static int
  581. prog_dmabuf_adc(struct au1550_state *s)
  582. {
  583. stop_adc(s);
  584. return prog_dmabuf(s, &s->dma_adc);
  585. }
  586. static int
  587. prog_dmabuf_dac(struct au1550_state *s)
  588. {
  589. stop_dac(s);
  590. return prog_dmabuf(s, &s->dma_dac);
  591. }
  592. static void
  593. dac_dma_interrupt(int irq, void *dev_id, struct pt_regs *regs)
  594. {
  595. struct au1550_state *s = (struct au1550_state *) dev_id;
  596. struct dmabuf *db = &s->dma_dac;
  597. u32 ac97c_stat;
  598. spin_lock(&s->lock);
  599. ac97c_stat = au_readl(PSC_AC97STAT);
  600. if (ac97c_stat & (AC97C_XU | AC97C_XO | AC97C_TE))
  601. pr_debug("AC97C status = 0x%08x\n", ac97c_stat);
  602. db->dma_qcount--;
  603. if (db->count >= db->fragsize) {
  604. if (au1xxx_dbdma_put_source(db->dmanr, db->nextOut,
  605. db->fragsize) == 0) {
  606. err("qcount < 2 and no ring room!");
  607. }
  608. db->nextOut += db->fragsize;
  609. if (db->nextOut >= db->rawbuf + db->dmasize)
  610. db->nextOut -= db->dmasize;
  611. db->count -= db->fragsize;
  612. db->total_bytes += db->dma_fragsize;
  613. db->dma_qcount++;
  614. }
  615. /* wake up anybody listening */
  616. if (waitqueue_active(&db->wait))
  617. wake_up(&db->wait);
  618. spin_unlock(&s->lock);
  619. }
  620. static void
  621. adc_dma_interrupt(int irq, void *dev_id, struct pt_regs *regs)
  622. {
  623. struct au1550_state *s = (struct au1550_state *)dev_id;
  624. struct dmabuf *dp = &s->dma_adc;
  625. u32 obytes;
  626. char *obuf;
  627. spin_lock(&s->lock);
  628. /* Pull the buffer from the dma queue.
  629. */
  630. au1xxx_dbdma_get_dest(dp->dmanr, (void *)(&obuf), &obytes);
  631. if ((dp->count + obytes) > dp->dmasize) {
  632. /* Overrun. Stop ADC and log the error
  633. */
  634. spin_unlock(&s->lock);
  635. stop_adc(s);
  636. dp->error++;
  637. err("adc overrun");
  638. return;
  639. }
  640. /* Put a new empty buffer on the destination DMA.
  641. */
  642. au1xxx_dbdma_put_dest(dp->dmanr, dp->nextIn, dp->dma_fragsize);
  643. dp->nextIn += dp->dma_fragsize;
  644. if (dp->nextIn >= dp->rawbuf + dp->dmasize)
  645. dp->nextIn -= dp->dmasize;
  646. dp->count += obytes;
  647. dp->total_bytes += obytes;
  648. /* wake up anybody listening
  649. */
  650. if (waitqueue_active(&dp->wait))
  651. wake_up(&dp->wait);
  652. spin_unlock(&s->lock);
  653. }
  654. static loff_t
  655. au1550_llseek(struct file *file, loff_t offset, int origin)
  656. {
  657. return -ESPIPE;
  658. }
  659. static int
  660. au1550_open_mixdev(struct inode *inode, struct file *file)
  661. {
  662. file->private_data = &au1550_state;
  663. return 0;
  664. }
  665. static int
  666. au1550_release_mixdev(struct inode *inode, struct file *file)
  667. {
  668. return 0;
  669. }
  670. static int
  671. mixdev_ioctl(struct ac97_codec *codec, unsigned int cmd,
  672. unsigned long arg)
  673. {
  674. return codec->mixer_ioctl(codec, cmd, arg);
  675. }
  676. static int
  677. au1550_ioctl_mixdev(struct inode *inode, struct file *file,
  678. unsigned int cmd, unsigned long arg)
  679. {
  680. struct au1550_state *s = (struct au1550_state *)file->private_data;
  681. struct ac97_codec *codec = s->codec;
  682. return mixdev_ioctl(codec, cmd, arg);
  683. }
  684. static /*const */ struct file_operations au1550_mixer_fops = {
  685. owner:THIS_MODULE,
  686. llseek:au1550_llseek,
  687. ioctl:au1550_ioctl_mixdev,
  688. open:au1550_open_mixdev,
  689. release:au1550_release_mixdev,
  690. };
  691. static int
  692. drain_dac(struct au1550_state *s, int nonblock)
  693. {
  694. unsigned long flags;
  695. int count, tmo;
  696. if (s->dma_dac.mapped || !s->dma_dac.ready || s->dma_dac.stopped)
  697. return 0;
  698. for (;;) {
  699. spin_lock_irqsave(&s->lock, flags);
  700. count = s->dma_dac.count;
  701. spin_unlock_irqrestore(&s->lock, flags);
  702. if (count <= s->dma_dac.fragsize)
  703. break;
  704. if (signal_pending(current))
  705. break;
  706. if (nonblock)
  707. return -EBUSY;
  708. tmo = 1000 * count / (s->no_vra ?
  709. 48000 : s->dma_dac.sample_rate);
  710. tmo /= s->dma_dac.dma_bytes_per_sample;
  711. au1550_delay(tmo);
  712. }
  713. if (signal_pending(current))
  714. return -ERESTARTSYS;
  715. return 0;
  716. }
  717. static inline u8 S16_TO_U8(s16 ch)
  718. {
  719. return (u8) (ch >> 8) + 0x80;
  720. }
  721. static inline s16 U8_TO_S16(u8 ch)
  722. {
  723. return (s16) (ch - 0x80) << 8;
  724. }
  725. /*
  726. * Translates user samples to dma buffer suitable for AC'97 DAC data:
  727. * If mono, copy left channel to right channel in dma buffer.
  728. * If 8 bit samples, cvt to 16-bit before writing to dma buffer.
  729. * If interpolating (no VRA), duplicate every audio frame src_factor times.
  730. */
  731. static int
  732. translate_from_user(struct dmabuf *db, char* dmabuf, char* userbuf,
  733. int dmacount)
  734. {
  735. int sample, i;
  736. int interp_bytes_per_sample;
  737. int num_samples;
  738. int mono = (db->num_channels == 1);
  739. char usersample[12];
  740. s16 ch, dmasample[6];
  741. if (db->sample_size == 16 && !mono && db->src_factor == 1) {
  742. /* no translation necessary, just copy
  743. */
  744. if (copy_from_user(dmabuf, userbuf, dmacount))
  745. return -EFAULT;
  746. return dmacount;
  747. }
  748. interp_bytes_per_sample = db->dma_bytes_per_sample * db->src_factor;
  749. num_samples = dmacount / interp_bytes_per_sample;
  750. for (sample = 0; sample < num_samples; sample++) {
  751. if (copy_from_user(usersample, userbuf,
  752. db->user_bytes_per_sample)) {
  753. return -EFAULT;
  754. }
  755. for (i = 0; i < db->num_channels; i++) {
  756. if (db->sample_size == 8)
  757. ch = U8_TO_S16(usersample[i]);
  758. else
  759. ch = *((s16 *) (&usersample[i * 2]));
  760. dmasample[i] = ch;
  761. if (mono)
  762. dmasample[i + 1] = ch; /* right channel */
  763. }
  764. /* duplicate every audio frame src_factor times
  765. */
  766. for (i = 0; i < db->src_factor; i++)
  767. memcpy(dmabuf, dmasample, db->dma_bytes_per_sample);
  768. userbuf += db->user_bytes_per_sample;
  769. dmabuf += interp_bytes_per_sample;
  770. }
  771. return num_samples * interp_bytes_per_sample;
  772. }
  773. /*
  774. * Translates AC'97 ADC samples to user buffer:
  775. * If mono, send only left channel to user buffer.
  776. * If 8 bit samples, cvt from 16 to 8 bit before writing to user buffer.
  777. * If decimating (no VRA), skip over src_factor audio frames.
  778. */
  779. static int
  780. translate_to_user(struct dmabuf *db, char* userbuf, char* dmabuf,
  781. int dmacount)
  782. {
  783. int sample, i;
  784. int interp_bytes_per_sample;
  785. int num_samples;
  786. int mono = (db->num_channels == 1);
  787. char usersample[12];
  788. if (db->sample_size == 16 && !mono && db->src_factor == 1) {
  789. /* no translation necessary, just copy
  790. */
  791. if (copy_to_user(userbuf, dmabuf, dmacount))
  792. return -EFAULT;
  793. return dmacount;
  794. }
  795. interp_bytes_per_sample = db->dma_bytes_per_sample * db->src_factor;
  796. num_samples = dmacount / interp_bytes_per_sample;
  797. for (sample = 0; sample < num_samples; sample++) {
  798. for (i = 0; i < db->num_channels; i++) {
  799. if (db->sample_size == 8)
  800. usersample[i] =
  801. S16_TO_U8(*((s16 *) (&dmabuf[i * 2])));
  802. else
  803. *((s16 *) (&usersample[i * 2])) =
  804. *((s16 *) (&dmabuf[i * 2]));
  805. }
  806. if (copy_to_user(userbuf, usersample,
  807. db->user_bytes_per_sample)) {
  808. return -EFAULT;
  809. }
  810. userbuf += db->user_bytes_per_sample;
  811. dmabuf += interp_bytes_per_sample;
  812. }
  813. return num_samples * interp_bytes_per_sample;
  814. }
  815. /*
  816. * Copy audio data to/from user buffer from/to dma buffer, taking care
  817. * that we wrap when reading/writing the dma buffer. Returns actual byte
  818. * count written to or read from the dma buffer.
  819. */
  820. static int
  821. copy_dmabuf_user(struct dmabuf *db, char* userbuf, int count, int to_user)
  822. {
  823. char *bufptr = to_user ? db->nextOut : db->nextIn;
  824. char *bufend = db->rawbuf + db->dmasize;
  825. int cnt, ret;
  826. if (bufptr + count > bufend) {
  827. int partial = (int) (bufend - bufptr);
  828. if (to_user) {
  829. if ((cnt = translate_to_user(db, userbuf,
  830. bufptr, partial)) < 0)
  831. return cnt;
  832. ret = cnt;
  833. if ((cnt = translate_to_user(db, userbuf + partial,
  834. db->rawbuf,
  835. count - partial)) < 0)
  836. return cnt;
  837. ret += cnt;
  838. } else {
  839. if ((cnt = translate_from_user(db, bufptr, userbuf,
  840. partial)) < 0)
  841. return cnt;
  842. ret = cnt;
  843. if ((cnt = translate_from_user(db, db->rawbuf,
  844. userbuf + partial,
  845. count - partial)) < 0)
  846. return cnt;
  847. ret += cnt;
  848. }
  849. } else {
  850. if (to_user)
  851. ret = translate_to_user(db, userbuf, bufptr, count);
  852. else
  853. ret = translate_from_user(db, bufptr, userbuf, count);
  854. }
  855. return ret;
  856. }
  857. static ssize_t
  858. au1550_read(struct file *file, char *buffer, size_t count, loff_t *ppos)
  859. {
  860. struct au1550_state *s = (struct au1550_state *)file->private_data;
  861. struct dmabuf *db = &s->dma_adc;
  862. DECLARE_WAITQUEUE(wait, current);
  863. ssize_t ret;
  864. unsigned long flags;
  865. int cnt, usercnt, avail;
  866. if (db->mapped)
  867. return -ENXIO;
  868. if (!access_ok(VERIFY_WRITE, buffer, count))
  869. return -EFAULT;
  870. ret = 0;
  871. count *= db->cnt_factor;
  872. mutex_lock(&s->sem);
  873. add_wait_queue(&db->wait, &wait);
  874. while (count > 0) {
  875. /* wait for samples in ADC dma buffer
  876. */
  877. do {
  878. spin_lock_irqsave(&s->lock, flags);
  879. if (db->stopped)
  880. start_adc(s);
  881. avail = db->count;
  882. if (avail <= 0)
  883. __set_current_state(TASK_INTERRUPTIBLE);
  884. spin_unlock_irqrestore(&s->lock, flags);
  885. if (avail <= 0) {
  886. if (file->f_flags & O_NONBLOCK) {
  887. if (!ret)
  888. ret = -EAGAIN;
  889. goto out;
  890. }
  891. mutex_unlock(&s->sem);
  892. schedule();
  893. if (signal_pending(current)) {
  894. if (!ret)
  895. ret = -ERESTARTSYS;
  896. goto out2;
  897. }
  898. mutex_lock(&s->sem);
  899. }
  900. } while (avail <= 0);
  901. /* copy from nextOut to user
  902. */
  903. if ((cnt = copy_dmabuf_user(db, buffer,
  904. count > avail ?
  905. avail : count, 1)) < 0) {
  906. if (!ret)
  907. ret = -EFAULT;
  908. goto out;
  909. }
  910. spin_lock_irqsave(&s->lock, flags);
  911. db->count -= cnt;
  912. db->nextOut += cnt;
  913. if (db->nextOut >= db->rawbuf + db->dmasize)
  914. db->nextOut -= db->dmasize;
  915. spin_unlock_irqrestore(&s->lock, flags);
  916. count -= cnt;
  917. usercnt = cnt / db->cnt_factor;
  918. buffer += usercnt;
  919. ret += usercnt;
  920. } /* while (count > 0) */
  921. out:
  922. mutex_unlock(&s->sem);
  923. out2:
  924. remove_wait_queue(&db->wait, &wait);
  925. set_current_state(TASK_RUNNING);
  926. return ret;
  927. }
  928. static ssize_t
  929. au1550_write(struct file *file, const char *buffer, size_t count, loff_t * ppos)
  930. {
  931. struct au1550_state *s = (struct au1550_state *)file->private_data;
  932. struct dmabuf *db = &s->dma_dac;
  933. DECLARE_WAITQUEUE(wait, current);
  934. ssize_t ret = 0;
  935. unsigned long flags;
  936. int cnt, usercnt, avail;
  937. pr_debug("write: count=%d\n", count);
  938. if (db->mapped)
  939. return -ENXIO;
  940. if (!access_ok(VERIFY_READ, buffer, count))
  941. return -EFAULT;
  942. count *= db->cnt_factor;
  943. mutex_lock(&s->sem);
  944. add_wait_queue(&db->wait, &wait);
  945. while (count > 0) {
  946. /* wait for space in playback buffer
  947. */
  948. do {
  949. spin_lock_irqsave(&s->lock, flags);
  950. avail = (int) db->dmasize - db->count;
  951. if (avail <= 0)
  952. __set_current_state(TASK_INTERRUPTIBLE);
  953. spin_unlock_irqrestore(&s->lock, flags);
  954. if (avail <= 0) {
  955. if (file->f_flags & O_NONBLOCK) {
  956. if (!ret)
  957. ret = -EAGAIN;
  958. goto out;
  959. }
  960. mutex_unlock(&s->sem);
  961. schedule();
  962. if (signal_pending(current)) {
  963. if (!ret)
  964. ret = -ERESTARTSYS;
  965. goto out2;
  966. }
  967. mutex_lock(&s->sem);
  968. }
  969. } while (avail <= 0);
  970. /* copy from user to nextIn
  971. */
  972. if ((cnt = copy_dmabuf_user(db, (char *) buffer,
  973. count > avail ?
  974. avail : count, 0)) < 0) {
  975. if (!ret)
  976. ret = -EFAULT;
  977. goto out;
  978. }
  979. spin_lock_irqsave(&s->lock, flags);
  980. db->count += cnt;
  981. db->nextIn += cnt;
  982. if (db->nextIn >= db->rawbuf + db->dmasize)
  983. db->nextIn -= db->dmasize;
  984. /* If the data is available, we want to keep two buffers
  985. * on the dma queue. If the queue count reaches zero,
  986. * we know the dma has stopped.
  987. */
  988. while ((db->dma_qcount < 2) && (db->count >= db->fragsize)) {
  989. if (au1xxx_dbdma_put_source(db->dmanr, db->nextOut,
  990. db->fragsize) == 0) {
  991. err("qcount < 2 and no ring room!");
  992. }
  993. db->nextOut += db->fragsize;
  994. if (db->nextOut >= db->rawbuf + db->dmasize)
  995. db->nextOut -= db->dmasize;
  996. db->total_bytes += db->dma_fragsize;
  997. if (db->dma_qcount == 0)
  998. start_dac(s);
  999. db->dma_qcount++;
  1000. }
  1001. spin_unlock_irqrestore(&s->lock, flags);
  1002. count -= cnt;
  1003. usercnt = cnt / db->cnt_factor;
  1004. buffer += usercnt;
  1005. ret += usercnt;
  1006. } /* while (count > 0) */
  1007. out:
  1008. mutex_unlock(&s->sem);
  1009. out2:
  1010. remove_wait_queue(&db->wait, &wait);
  1011. set_current_state(TASK_RUNNING);
  1012. return ret;
  1013. }
  1014. /* No kernel lock - we have our own spinlock */
  1015. static unsigned int
  1016. au1550_poll(struct file *file, struct poll_table_struct *wait)
  1017. {
  1018. struct au1550_state *s = (struct au1550_state *)file->private_data;
  1019. unsigned long flags;
  1020. unsigned int mask = 0;
  1021. if (file->f_mode & FMODE_WRITE) {
  1022. if (!s->dma_dac.ready)
  1023. return 0;
  1024. poll_wait(file, &s->dma_dac.wait, wait);
  1025. }
  1026. if (file->f_mode & FMODE_READ) {
  1027. if (!s->dma_adc.ready)
  1028. return 0;
  1029. poll_wait(file, &s->dma_adc.wait, wait);
  1030. }
  1031. spin_lock_irqsave(&s->lock, flags);
  1032. if (file->f_mode & FMODE_READ) {
  1033. if (s->dma_adc.count >= (signed)s->dma_adc.dma_fragsize)
  1034. mask |= POLLIN | POLLRDNORM;
  1035. }
  1036. if (file->f_mode & FMODE_WRITE) {
  1037. if (s->dma_dac.mapped) {
  1038. if (s->dma_dac.count >=
  1039. (signed)s->dma_dac.dma_fragsize)
  1040. mask |= POLLOUT | POLLWRNORM;
  1041. } else {
  1042. if ((signed) s->dma_dac.dmasize >=
  1043. s->dma_dac.count + (signed)s->dma_dac.dma_fragsize)
  1044. mask |= POLLOUT | POLLWRNORM;
  1045. }
  1046. }
  1047. spin_unlock_irqrestore(&s->lock, flags);
  1048. return mask;
  1049. }
  1050. static int
  1051. au1550_mmap(struct file *file, struct vm_area_struct *vma)
  1052. {
  1053. struct au1550_state *s = (struct au1550_state *)file->private_data;
  1054. struct dmabuf *db;
  1055. unsigned long size;
  1056. int ret = 0;
  1057. lock_kernel();
  1058. mutex_lock(&s->sem);
  1059. if (vma->vm_flags & VM_WRITE)
  1060. db = &s->dma_dac;
  1061. else if (vma->vm_flags & VM_READ)
  1062. db = &s->dma_adc;
  1063. else {
  1064. ret = -EINVAL;
  1065. goto out;
  1066. }
  1067. if (vma->vm_pgoff != 0) {
  1068. ret = -EINVAL;
  1069. goto out;
  1070. }
  1071. size = vma->vm_end - vma->vm_start;
  1072. if (size > (PAGE_SIZE << db->buforder)) {
  1073. ret = -EINVAL;
  1074. goto out;
  1075. }
  1076. if (remap_pfn_range(vma, vma->vm_start, page_to_pfn(virt_to_page(db->rawbuf)),
  1077. size, vma->vm_page_prot)) {
  1078. ret = -EAGAIN;
  1079. goto out;
  1080. }
  1081. vma->vm_flags &= ~VM_IO;
  1082. db->mapped = 1;
  1083. out:
  1084. mutex_unlock(&s->sem);
  1085. unlock_kernel();
  1086. return ret;
  1087. }
  1088. #ifdef DEBUG
  1089. static struct ioctl_str_t {
  1090. unsigned int cmd;
  1091. const char *str;
  1092. } ioctl_str[] = {
  1093. {SNDCTL_DSP_RESET, "SNDCTL_DSP_RESET"},
  1094. {SNDCTL_DSP_SYNC, "SNDCTL_DSP_SYNC"},
  1095. {SNDCTL_DSP_SPEED, "SNDCTL_DSP_SPEED"},
  1096. {SNDCTL_DSP_STEREO, "SNDCTL_DSP_STEREO"},
  1097. {SNDCTL_DSP_GETBLKSIZE, "SNDCTL_DSP_GETBLKSIZE"},
  1098. {SNDCTL_DSP_SAMPLESIZE, "SNDCTL_DSP_SAMPLESIZE"},
  1099. {SNDCTL_DSP_CHANNELS, "SNDCTL_DSP_CHANNELS"},
  1100. {SOUND_PCM_WRITE_CHANNELS, "SOUND_PCM_WRITE_CHANNELS"},
  1101. {SOUND_PCM_WRITE_FILTER, "SOUND_PCM_WRITE_FILTER"},
  1102. {SNDCTL_DSP_POST, "SNDCTL_DSP_POST"},
  1103. {SNDCTL_DSP_SUBDIVIDE, "SNDCTL_DSP_SUBDIVIDE"},
  1104. {SNDCTL_DSP_SETFRAGMENT, "SNDCTL_DSP_SETFRAGMENT"},
  1105. {SNDCTL_DSP_GETFMTS, "SNDCTL_DSP_GETFMTS"},
  1106. {SNDCTL_DSP_SETFMT, "SNDCTL_DSP_SETFMT"},
  1107. {SNDCTL_DSP_GETOSPACE, "SNDCTL_DSP_GETOSPACE"},
  1108. {SNDCTL_DSP_GETISPACE, "SNDCTL_DSP_GETISPACE"},
  1109. {SNDCTL_DSP_NONBLOCK, "SNDCTL_DSP_NONBLOCK"},
  1110. {SNDCTL_DSP_GETCAPS, "SNDCTL_DSP_GETCAPS"},
  1111. {SNDCTL_DSP_GETTRIGGER, "SNDCTL_DSP_GETTRIGGER"},
  1112. {SNDCTL_DSP_SETTRIGGER, "SNDCTL_DSP_SETTRIGGER"},
  1113. {SNDCTL_DSP_GETIPTR, "SNDCTL_DSP_GETIPTR"},
  1114. {SNDCTL_DSP_GETOPTR, "SNDCTL_DSP_GETOPTR"},
  1115. {SNDCTL_DSP_MAPINBUF, "SNDCTL_DSP_MAPINBUF"},
  1116. {SNDCTL_DSP_MAPOUTBUF, "SNDCTL_DSP_MAPOUTBUF"},
  1117. {SNDCTL_DSP_SETSYNCRO, "SNDCTL_DSP_SETSYNCRO"},
  1118. {SNDCTL_DSP_SETDUPLEX, "SNDCTL_DSP_SETDUPLEX"},
  1119. {SNDCTL_DSP_GETODELAY, "SNDCTL_DSP_GETODELAY"},
  1120. {SNDCTL_DSP_GETCHANNELMASK, "SNDCTL_DSP_GETCHANNELMASK"},
  1121. {SNDCTL_DSP_BIND_CHANNEL, "SNDCTL_DSP_BIND_CHANNEL"},
  1122. {OSS_GETVERSION, "OSS_GETVERSION"},
  1123. {SOUND_PCM_READ_RATE, "SOUND_PCM_READ_RATE"},
  1124. {SOUND_PCM_READ_CHANNELS, "SOUND_PCM_READ_CHANNELS"},
  1125. {SOUND_PCM_READ_BITS, "SOUND_PCM_READ_BITS"},
  1126. {SOUND_PCM_READ_FILTER, "SOUND_PCM_READ_FILTER"}
  1127. };
  1128. #endif
  1129. static int
  1130. dma_count_done(struct dmabuf *db)
  1131. {
  1132. if (db->stopped)
  1133. return 0;
  1134. return db->dma_fragsize - au1xxx_get_dma_residue(db->dmanr);
  1135. }
  1136. static int
  1137. au1550_ioctl(struct inode *inode, struct file *file, unsigned int cmd,
  1138. unsigned long arg)
  1139. {
  1140. struct au1550_state *s = (struct au1550_state *)file->private_data;
  1141. unsigned long flags;
  1142. audio_buf_info abinfo;
  1143. count_info cinfo;
  1144. int count;
  1145. int val, mapped, ret, diff;
  1146. mapped = ((file->f_mode & FMODE_WRITE) && s->dma_dac.mapped) ||
  1147. ((file->f_mode & FMODE_READ) && s->dma_adc.mapped);
  1148. #ifdef DEBUG
  1149. for (count=0; count<sizeof(ioctl_str)/sizeof(ioctl_str[0]); count++) {
  1150. if (ioctl_str[count].cmd == cmd)
  1151. break;
  1152. }
  1153. if (count < sizeof(ioctl_str) / sizeof(ioctl_str[0]))
  1154. pr_debug("ioctl %s, arg=0x%lxn", ioctl_str[count].str, arg);
  1155. else
  1156. pr_debug("ioctl 0x%x unknown, arg=0x%lx\n", cmd, arg);
  1157. #endif
  1158. switch (cmd) {
  1159. case OSS_GETVERSION:
  1160. return put_user(SOUND_VERSION, (int *) arg);
  1161. case SNDCTL_DSP_SYNC:
  1162. if (file->f_mode & FMODE_WRITE)
  1163. return drain_dac(s, file->f_flags & O_NONBLOCK);
  1164. return 0;
  1165. case SNDCTL_DSP_SETDUPLEX:
  1166. return 0;
  1167. case SNDCTL_DSP_GETCAPS:
  1168. return put_user(DSP_CAP_DUPLEX | DSP_CAP_REALTIME |
  1169. DSP_CAP_TRIGGER | DSP_CAP_MMAP, (int *)arg);
  1170. case SNDCTL_DSP_RESET:
  1171. if (file->f_mode & FMODE_WRITE) {
  1172. stop_dac(s);
  1173. synchronize_irq();
  1174. s->dma_dac.count = s->dma_dac.total_bytes = 0;
  1175. s->dma_dac.nextIn = s->dma_dac.nextOut =
  1176. s->dma_dac.rawbuf;
  1177. }
  1178. if (file->f_mode & FMODE_READ) {
  1179. stop_adc(s);
  1180. synchronize_irq();
  1181. s->dma_adc.count = s->dma_adc.total_bytes = 0;
  1182. s->dma_adc.nextIn = s->dma_adc.nextOut =
  1183. s->dma_adc.rawbuf;
  1184. }
  1185. return 0;
  1186. case SNDCTL_DSP_SPEED:
  1187. if (get_user(val, (int *) arg))
  1188. return -EFAULT;
  1189. if (val >= 0) {
  1190. if (file->f_mode & FMODE_READ) {
  1191. stop_adc(s);
  1192. set_adc_rate(s, val);
  1193. }
  1194. if (file->f_mode & FMODE_WRITE) {
  1195. stop_dac(s);
  1196. set_dac_rate(s, val);
  1197. }
  1198. if (s->open_mode & FMODE_READ)
  1199. if ((ret = prog_dmabuf_adc(s)))
  1200. return ret;
  1201. if (s->open_mode & FMODE_WRITE)
  1202. if ((ret = prog_dmabuf_dac(s)))
  1203. return ret;
  1204. }
  1205. return put_user((file->f_mode & FMODE_READ) ?
  1206. s->dma_adc.sample_rate :
  1207. s->dma_dac.sample_rate,
  1208. (int *)arg);
  1209. case SNDCTL_DSP_STEREO:
  1210. if (get_user(val, (int *) arg))
  1211. return -EFAULT;
  1212. if (file->f_mode & FMODE_READ) {
  1213. stop_adc(s);
  1214. s->dma_adc.num_channels = val ? 2 : 1;
  1215. if ((ret = prog_dmabuf_adc(s)))
  1216. return ret;
  1217. }
  1218. if (file->f_mode & FMODE_WRITE) {
  1219. stop_dac(s);
  1220. s->dma_dac.num_channels = val ? 2 : 1;
  1221. if (s->codec_ext_caps & AC97_EXT_DACS) {
  1222. /* disable surround and center/lfe in AC'97
  1223. */
  1224. u16 ext_stat = rdcodec(s->codec,
  1225. AC97_EXTENDED_STATUS);
  1226. wrcodec(s->codec, AC97_EXTENDED_STATUS,
  1227. ext_stat | (AC97_EXTSTAT_PRI |
  1228. AC97_EXTSTAT_PRJ |
  1229. AC97_EXTSTAT_PRK));
  1230. }
  1231. if ((ret = prog_dmabuf_dac(s)))
  1232. return ret;
  1233. }
  1234. return 0;
  1235. case SNDCTL_DSP_CHANNELS:
  1236. if (get_user(val, (int *) arg))
  1237. return -EFAULT;
  1238. if (val != 0) {
  1239. if (file->f_mode & FMODE_READ) {
  1240. if (val < 0 || val > 2)
  1241. return -EINVAL;
  1242. stop_adc(s);
  1243. s->dma_adc.num_channels = val;
  1244. if ((ret = prog_dmabuf_adc(s)))
  1245. return ret;
  1246. }
  1247. if (file->f_mode & FMODE_WRITE) {
  1248. switch (val) {
  1249. case 1:
  1250. case 2:
  1251. break;
  1252. case 3:
  1253. case 5:
  1254. return -EINVAL;
  1255. case 4:
  1256. if (!(s->codec_ext_caps &
  1257. AC97_EXTID_SDAC))
  1258. return -EINVAL;
  1259. break;
  1260. case 6:
  1261. if ((s->codec_ext_caps &
  1262. AC97_EXT_DACS) != AC97_EXT_DACS)
  1263. return -EINVAL;
  1264. break;
  1265. default:
  1266. return -EINVAL;
  1267. }
  1268. stop_dac(s);
  1269. if (val <= 2 &&
  1270. (s->codec_ext_caps & AC97_EXT_DACS)) {
  1271. /* disable surround and center/lfe
  1272. * channels in AC'97
  1273. */
  1274. u16 ext_stat =
  1275. rdcodec(s->codec,
  1276. AC97_EXTENDED_STATUS);
  1277. wrcodec(s->codec,
  1278. AC97_EXTENDED_STATUS,
  1279. ext_stat | (AC97_EXTSTAT_PRI |
  1280. AC97_EXTSTAT_PRJ |
  1281. AC97_EXTSTAT_PRK));
  1282. } else if (val >= 4) {
  1283. /* enable surround, center/lfe
  1284. * channels in AC'97
  1285. */
  1286. u16 ext_stat =
  1287. rdcodec(s->codec,
  1288. AC97_EXTENDED_STATUS);
  1289. ext_stat &= ~AC97_EXTSTAT_PRJ;
  1290. if (val == 6)
  1291. ext_stat &=
  1292. ~(AC97_EXTSTAT_PRI |
  1293. AC97_EXTSTAT_PRK);
  1294. wrcodec(s->codec,
  1295. AC97_EXTENDED_STATUS,
  1296. ext_stat);
  1297. }
  1298. s->dma_dac.num_channels = val;
  1299. if ((ret = prog_dmabuf_dac(s)))
  1300. return ret;
  1301. }
  1302. }
  1303. return put_user(val, (int *) arg);
  1304. case SNDCTL_DSP_GETFMTS: /* Returns a mask */
  1305. return put_user(AFMT_S16_LE | AFMT_U8, (int *) arg);
  1306. case SNDCTL_DSP_SETFMT: /* Selects ONE fmt */
  1307. if (get_user(val, (int *) arg))
  1308. return -EFAULT;
  1309. if (val != AFMT_QUERY) {
  1310. if (file->f_mode & FMODE_READ) {
  1311. stop_adc(s);
  1312. if (val == AFMT_S16_LE)
  1313. s->dma_adc.sample_size = 16;
  1314. else {
  1315. val = AFMT_U8;
  1316. s->dma_adc.sample_size = 8;
  1317. }
  1318. if ((ret = prog_dmabuf_adc(s)))
  1319. return ret;
  1320. }
  1321. if (file->f_mode & FMODE_WRITE) {
  1322. stop_dac(s);
  1323. if (val == AFMT_S16_LE)
  1324. s->dma_dac.sample_size = 16;
  1325. else {
  1326. val = AFMT_U8;
  1327. s->dma_dac.sample_size = 8;
  1328. }
  1329. if ((ret = prog_dmabuf_dac(s)))
  1330. return ret;
  1331. }
  1332. } else {
  1333. if (file->f_mode & FMODE_READ)
  1334. val = (s->dma_adc.sample_size == 16) ?
  1335. AFMT_S16_LE : AFMT_U8;
  1336. else
  1337. val = (s->dma_dac.sample_size == 16) ?
  1338. AFMT_S16_LE : AFMT_U8;
  1339. }
  1340. return put_user(val, (int *) arg);
  1341. case SNDCTL_DSP_POST:
  1342. return 0;
  1343. case SNDCTL_DSP_GETTRIGGER:
  1344. val = 0;
  1345. spin_lock_irqsave(&s->lock, flags);
  1346. if (file->f_mode & FMODE_READ && !s->dma_adc.stopped)
  1347. val |= PCM_ENABLE_INPUT;
  1348. if (file->f_mode & FMODE_WRITE && !s->dma_dac.stopped)
  1349. val |= PCM_ENABLE_OUTPUT;
  1350. spin_unlock_irqrestore(&s->lock, flags);
  1351. return put_user(val, (int *) arg);
  1352. case SNDCTL_DSP_SETTRIGGER:
  1353. if (get_user(val, (int *) arg))
  1354. return -EFAULT;
  1355. if (file->f_mode & FMODE_READ) {
  1356. if (val & PCM_ENABLE_INPUT) {
  1357. spin_lock_irqsave(&s->lock, flags);
  1358. start_adc(s);
  1359. spin_unlock_irqrestore(&s->lock, flags);
  1360. } else
  1361. stop_adc(s);
  1362. }
  1363. if (file->f_mode & FMODE_WRITE) {
  1364. if (val & PCM_ENABLE_OUTPUT) {
  1365. spin_lock_irqsave(&s->lock, flags);
  1366. start_dac(s);
  1367. spin_unlock_irqrestore(&s->lock, flags);
  1368. } else
  1369. stop_dac(s);
  1370. }
  1371. return 0;
  1372. case SNDCTL_DSP_GETOSPACE:
  1373. if (!(file->f_mode & FMODE_WRITE))
  1374. return -EINVAL;
  1375. abinfo.fragsize = s->dma_dac.fragsize;
  1376. spin_lock_irqsave(&s->lock, flags);
  1377. count = s->dma_dac.count;
  1378. count -= dma_count_done(&s->dma_dac);
  1379. spin_unlock_irqrestore(&s->lock, flags);
  1380. if (count < 0)
  1381. count = 0;
  1382. abinfo.bytes = (s->dma_dac.dmasize - count) /
  1383. s->dma_dac.cnt_factor;
  1384. abinfo.fragstotal = s->dma_dac.numfrag;
  1385. abinfo.fragments = abinfo.bytes >> s->dma_dac.fragshift;
  1386. pr_debug("ioctl SNDCTL_DSP_GETOSPACE: bytes=%d, fragments=%d\n", abinfo.bytes, abinfo.fragments);
  1387. return copy_to_user((void *) arg, &abinfo,
  1388. sizeof(abinfo)) ? -EFAULT : 0;
  1389. case SNDCTL_DSP_GETISPACE:
  1390. if (!(file->f_mode & FMODE_READ))
  1391. return -EINVAL;
  1392. abinfo.fragsize = s->dma_adc.fragsize;
  1393. spin_lock_irqsave(&s->lock, flags);
  1394. count = s->dma_adc.count;
  1395. count += dma_count_done(&s->dma_adc);
  1396. spin_unlock_irqrestore(&s->lock, flags);
  1397. if (count < 0)
  1398. count = 0;
  1399. abinfo.bytes = count / s->dma_adc.cnt_factor;
  1400. abinfo.fragstotal = s->dma_adc.numfrag;
  1401. abinfo.fragments = abinfo.bytes >> s->dma_adc.fragshift;
  1402. return copy_to_user((void *) arg, &abinfo,
  1403. sizeof(abinfo)) ? -EFAULT : 0;
  1404. case SNDCTL_DSP_NONBLOCK:
  1405. file->f_flags |= O_NONBLOCK;
  1406. return 0;
  1407. case SNDCTL_DSP_GETODELAY:
  1408. if (!(file->f_mode & FMODE_WRITE))
  1409. return -EINVAL;
  1410. spin_lock_irqsave(&s->lock, flags);
  1411. count = s->dma_dac.count;
  1412. count -= dma_count_done(&s->dma_dac);
  1413. spin_unlock_irqrestore(&s->lock, flags);
  1414. if (count < 0)
  1415. count = 0;
  1416. count /= s->dma_dac.cnt_factor;
  1417. return put_user(count, (int *) arg);
  1418. case SNDCTL_DSP_GETIPTR:
  1419. if (!(file->f_mode & FMODE_READ))
  1420. return -EINVAL;
  1421. spin_lock_irqsave(&s->lock, flags);
  1422. cinfo.bytes = s->dma_adc.total_bytes;
  1423. count = s->dma_adc.count;
  1424. if (!s->dma_adc.stopped) {
  1425. diff = dma_count_done(&s->dma_adc);
  1426. count += diff;
  1427. cinfo.bytes += diff;
  1428. cinfo.ptr = virt_to_phys(s->dma_adc.nextIn) + diff -
  1429. virt_to_phys(s->dma_adc.rawbuf);
  1430. } else
  1431. cinfo.ptr = virt_to_phys(s->dma_adc.nextIn) -
  1432. virt_to_phys(s->dma_adc.rawbuf);
  1433. if (s->dma_adc.mapped)
  1434. s->dma_adc.count &= (s->dma_adc.dma_fragsize-1);
  1435. spin_unlock_irqrestore(&s->lock, flags);
  1436. if (count < 0)
  1437. count = 0;
  1438. cinfo.blocks = count >> s->dma_adc.fragshift;
  1439. return copy_to_user((void *) arg, &cinfo, sizeof(cinfo));
  1440. case SNDCTL_DSP_GETOPTR:
  1441. if (!(file->f_mode & FMODE_READ))
  1442. return -EINVAL;
  1443. spin_lock_irqsave(&s->lock, flags);
  1444. cinfo.bytes = s->dma_dac.total_bytes;
  1445. count = s->dma_dac.count;
  1446. if (!s->dma_dac.stopped) {
  1447. diff = dma_count_done(&s->dma_dac);
  1448. count -= diff;
  1449. cinfo.bytes += diff;
  1450. cinfo.ptr = virt_to_phys(s->dma_dac.nextOut) + diff -
  1451. virt_to_phys(s->dma_dac.rawbuf);
  1452. } else
  1453. cinfo.ptr = virt_to_phys(s->dma_dac.nextOut) -
  1454. virt_to_phys(s->dma_dac.rawbuf);
  1455. if (s->dma_dac.mapped)
  1456. s->dma_dac.count &= (s->dma_dac.dma_fragsize-1);
  1457. spin_unlock_irqrestore(&s->lock, flags);
  1458. if (count < 0)
  1459. count = 0;
  1460. cinfo.blocks = count >> s->dma_dac.fragshift;
  1461. return copy_to_user((void *) arg, &cinfo, sizeof(cinfo));
  1462. case SNDCTL_DSP_GETBLKSIZE:
  1463. if (file->f_mode & FMODE_WRITE)
  1464. return put_user(s->dma_dac.fragsize, (int *) arg);
  1465. else
  1466. return put_user(s->dma_adc.fragsize, (int *) arg);
  1467. case SNDCTL_DSP_SETFRAGMENT:
  1468. if (get_user(val, (int *) arg))
  1469. return -EFAULT;
  1470. if (file->f_mode & FMODE_READ) {
  1471. stop_adc(s);
  1472. s->dma_adc.ossfragshift = val & 0xffff;
  1473. s->dma_adc.ossmaxfrags = (val >> 16) & 0xffff;
  1474. if (s->dma_adc.ossfragshift < 4)
  1475. s->dma_adc.ossfragshift = 4;
  1476. if (s->dma_adc.ossfragshift > 15)
  1477. s->dma_adc.ossfragshift = 15;
  1478. if (s->dma_adc.ossmaxfrags < 4)
  1479. s->dma_adc.ossmaxfrags = 4;
  1480. if ((ret = prog_dmabuf_adc(s)))
  1481. return ret;
  1482. }
  1483. if (file->f_mode & FMODE_WRITE) {
  1484. stop_dac(s);
  1485. s->dma_dac.ossfragshift = val & 0xffff;
  1486. s->dma_dac.ossmaxfrags = (val >> 16) & 0xffff;
  1487. if (s->dma_dac.ossfragshift < 4)
  1488. s->dma_dac.ossfragshift = 4;
  1489. if (s->dma_dac.ossfragshift > 15)
  1490. s->dma_dac.ossfragshift = 15;
  1491. if (s->dma_dac.ossmaxfrags < 4)
  1492. s->dma_dac.ossmaxfrags = 4;
  1493. if ((ret = prog_dmabuf_dac(s)))
  1494. return ret;
  1495. }
  1496. return 0;
  1497. case SNDCTL_DSP_SUBDIVIDE:
  1498. if ((file->f_mode & FMODE_READ && s->dma_adc.subdivision) ||
  1499. (file->f_mode & FMODE_WRITE && s->dma_dac.subdivision))
  1500. return -EINVAL;
  1501. if (get_user(val, (int *) arg))
  1502. return -EFAULT;
  1503. if (val != 1 && val != 2 && val != 4)
  1504. return -EINVAL;
  1505. if (file->f_mode & FMODE_READ) {
  1506. stop_adc(s);
  1507. s->dma_adc.subdivision = val;
  1508. if ((ret = prog_dmabuf_adc(s)))
  1509. return ret;
  1510. }
  1511. if (file->f_mode & FMODE_WRITE) {
  1512. stop_dac(s);
  1513. s->dma_dac.subdivision = val;
  1514. if ((ret = prog_dmabuf_dac(s)))
  1515. return ret;
  1516. }
  1517. return 0;
  1518. case SOUND_PCM_READ_RATE:
  1519. return put_user((file->f_mode & FMODE_READ) ?
  1520. s->dma_adc.sample_rate :
  1521. s->dma_dac.sample_rate,
  1522. (int *)arg);
  1523. case SOUND_PCM_READ_CHANNELS:
  1524. if (file->f_mode & FMODE_READ)
  1525. return put_user(s->dma_adc.num_channels, (int *)arg);
  1526. else
  1527. return put_user(s->dma_dac.num_channels, (int *)arg);
  1528. case SOUND_PCM_READ_BITS:
  1529. if (file->f_mode & FMODE_READ)
  1530. return put_user(s->dma_adc.sample_size, (int *)arg);
  1531. else
  1532. return put_user(s->dma_dac.sample_size, (int *)arg);
  1533. case SOUND_PCM_WRITE_FILTER:
  1534. case SNDCTL_DSP_SETSYNCRO:
  1535. case SOUND_PCM_READ_FILTER:
  1536. return -EINVAL;
  1537. }
  1538. return mixdev_ioctl(s->codec, cmd, arg);
  1539. }
  1540. static int
  1541. au1550_open(struct inode *inode, struct file *file)
  1542. {
  1543. int minor = MINOR(inode->i_rdev);
  1544. DECLARE_WAITQUEUE(wait, current);
  1545. struct au1550_state *s = &au1550_state;
  1546. int ret;
  1547. #ifdef DEBUG
  1548. if (file->f_flags & O_NONBLOCK)
  1549. pr_debug("open: non-blocking\n");
  1550. else
  1551. pr_debug("open: blocking\n");
  1552. #endif
  1553. file->private_data = s;
  1554. /* wait for device to become free */
  1555. mutex_lock(&s->open_mutex);
  1556. while (s->open_mode & file->f_mode) {
  1557. if (file->f_flags & O_NONBLOCK) {
  1558. mutex_unlock(&s->open_mutex);
  1559. return -EBUSY;
  1560. }
  1561. add_wait_queue(&s->open_wait, &wait);
  1562. __set_current_state(TASK_INTERRUPTIBLE);
  1563. mutex_unlock(&s->open_mutex);
  1564. schedule();
  1565. remove_wait_queue(&s->open_wait, &wait);
  1566. set_current_state(TASK_RUNNING);
  1567. if (signal_pending(current))
  1568. return -ERESTARTSYS;
  1569. mutex_lock(&s->open_mutex);
  1570. }
  1571. stop_dac(s);
  1572. stop_adc(s);
  1573. if (file->f_mode & FMODE_READ) {
  1574. s->dma_adc.ossfragshift = s->dma_adc.ossmaxfrags =
  1575. s->dma_adc.subdivision = s->dma_adc.total_bytes = 0;
  1576. s->dma_adc.num_channels = 1;
  1577. s->dma_adc.sample_size = 8;
  1578. set_adc_rate(s, 8000);
  1579. if ((minor & 0xf) == SND_DEV_DSP16)
  1580. s->dma_adc.sample_size = 16;
  1581. }
  1582. if (file->f_mode & FMODE_WRITE) {
  1583. s->dma_dac.ossfragshift = s->dma_dac.ossmaxfrags =
  1584. s->dma_dac.subdivision = s->dma_dac.total_bytes = 0;
  1585. s->dma_dac.num_channels = 1;
  1586. s->dma_dac.sample_size = 8;
  1587. set_dac_rate(s, 8000);
  1588. if ((minor & 0xf) == SND_DEV_DSP16)
  1589. s->dma_dac.sample_size = 16;
  1590. }
  1591. if (file->f_mode & FMODE_READ) {
  1592. if ((ret = prog_dmabuf_adc(s)))
  1593. return ret;
  1594. }
  1595. if (file->f_mode & FMODE_WRITE) {
  1596. if ((ret = prog_dmabuf_dac(s)))
  1597. return ret;
  1598. }
  1599. s->open_mode |= file->f_mode & (FMODE_READ | FMODE_WRITE);
  1600. mutex_unlock(&s->open_mutex);
  1601. mutex_init(&s->sem);
  1602. return 0;
  1603. }
  1604. static int
  1605. au1550_release(struct inode *inode, struct file *file)
  1606. {
  1607. struct au1550_state *s = (struct au1550_state *)file->private_data;
  1608. lock_kernel();
  1609. if (file->f_mode & FMODE_WRITE) {
  1610. unlock_kernel();
  1611. drain_dac(s, file->f_flags & O_NONBLOCK);
  1612. lock_kernel();
  1613. }
  1614. mutex_lock(&s->open_mutex);
  1615. if (file->f_mode & FMODE_WRITE) {
  1616. stop_dac(s);
  1617. kfree(s->dma_dac.rawbuf);
  1618. s->dma_dac.rawbuf = NULL;
  1619. }
  1620. if (file->f_mode & FMODE_READ) {
  1621. stop_adc(s);
  1622. kfree(s->dma_adc.rawbuf);
  1623. s->dma_adc.rawbuf = NULL;
  1624. }
  1625. s->open_mode &= ((~file->f_mode) & (FMODE_READ|FMODE_WRITE));
  1626. mutex_unlock(&s->open_mutex);
  1627. wake_up(&s->open_wait);
  1628. unlock_kernel();
  1629. return 0;
  1630. }
  1631. static /*const */ struct file_operations au1550_audio_fops = {
  1632. owner: THIS_MODULE,
  1633. llseek: au1550_llseek,
  1634. read: au1550_read,
  1635. write: au1550_write,
  1636. poll: au1550_poll,
  1637. ioctl: au1550_ioctl,
  1638. mmap: au1550_mmap,
  1639. open: au1550_open,
  1640. release: au1550_release,
  1641. };
  1642. MODULE_AUTHOR("Advanced Micro Devices (AMD), dan@embeddededge.com");
  1643. MODULE_DESCRIPTION("Au1550 AC97 Audio Driver");
  1644. static int __devinit
  1645. au1550_probe(void)
  1646. {
  1647. struct au1550_state *s = &au1550_state;
  1648. int val;
  1649. memset(s, 0, sizeof(struct au1550_state));
  1650. init_waitqueue_head(&s->dma_adc.wait);
  1651. init_waitqueue_head(&s->dma_dac.wait);
  1652. init_waitqueue_head(&s->open_wait);
  1653. mutex_init(&s->open_mutex);
  1654. spin_lock_init(&s->lock);
  1655. s->codec = ac97_alloc_codec();
  1656. if(s->codec == NULL) {
  1657. err("Out of memory");
  1658. return -1;
  1659. }
  1660. s->codec->private_data = s;
  1661. s->codec->id = 0;
  1662. s->codec->codec_read = rdcodec;
  1663. s->codec->codec_write = wrcodec;
  1664. s->codec->codec_wait = waitcodec;
  1665. if (!request_mem_region(CPHYSADDR(AC97_PSC_SEL),
  1666. 0x30, "Au1550 AC97")) {
  1667. err("AC'97 ports in use");
  1668. }
  1669. /* Allocate the DMA Channels
  1670. */
  1671. if ((s->dma_dac.dmanr = au1xxx_dbdma_chan_alloc(DBDMA_MEM_CHAN,
  1672. DBDMA_AC97_TX_CHAN, dac_dma_interrupt, (void *)s)) == 0) {
  1673. err("Can't get DAC DMA");
  1674. goto err_dma1;
  1675. }
  1676. au1xxx_dbdma_set_devwidth(s->dma_dac.dmanr, 16);
  1677. if (au1xxx_dbdma_ring_alloc(s->dma_dac.dmanr,
  1678. NUM_DBDMA_DESCRIPTORS) == 0) {
  1679. err("Can't get DAC DMA descriptors");
  1680. goto err_dma1;
  1681. }
  1682. if ((s->dma_adc.dmanr = au1xxx_dbdma_chan_alloc(DBDMA_AC97_RX_CHAN,
  1683. DBDMA_MEM_CHAN, adc_dma_interrupt, (void *)s)) == 0) {
  1684. err("Can't get ADC DMA");
  1685. goto err_dma2;
  1686. }
  1687. au1xxx_dbdma_set_devwidth(s->dma_adc.dmanr, 16);
  1688. if (au1xxx_dbdma_ring_alloc(s->dma_adc.dmanr,
  1689. NUM_DBDMA_DESCRIPTORS) == 0) {
  1690. err("Can't get ADC DMA descriptors");
  1691. goto err_dma2;
  1692. }
  1693. pr_info("DAC: DMA%d, ADC: DMA%d", DBDMA_AC97_TX_CHAN, DBDMA_AC97_RX_CHAN);
  1694. /* register devices */
  1695. if ((s->dev_audio = register_sound_dsp(&au1550_audio_fops, -1)) < 0)
  1696. goto err_dev1;
  1697. if ((s->codec->dev_mixer =
  1698. register_sound_mixer(&au1550_mixer_fops, -1)) < 0)
  1699. goto err_dev2;
  1700. /* The GPIO for the appropriate PSC was configured by the
  1701. * board specific start up.
  1702. *
  1703. * configure PSC for AC'97
  1704. */
  1705. au_writel(0, AC97_PSC_CTRL); /* Disable PSC */
  1706. au_sync();
  1707. au_writel((PSC_SEL_CLK_SERCLK | PSC_SEL_PS_AC97MODE), AC97_PSC_SEL);
  1708. au_sync();
  1709. /* cold reset the AC'97
  1710. */
  1711. au_writel(PSC_AC97RST_RST, PSC_AC97RST);
  1712. au_sync();
  1713. au1550_delay(10);
  1714. au_writel(0, PSC_AC97RST);
  1715. au_sync();
  1716. /* need to delay around 500msec(bleech) to give
  1717. some CODECs enough time to wakeup */
  1718. au1550_delay(500);
  1719. /* warm reset the AC'97 to start the bitclk
  1720. */
  1721. au_writel(PSC_AC97RST_SNC, PSC_AC97RST);
  1722. au_sync();
  1723. udelay(100);
  1724. au_writel(0, PSC_AC97RST);
  1725. au_sync();
  1726. /* Enable PSC
  1727. */
  1728. au_writel(PSC_CTRL_ENABLE, AC97_PSC_CTRL);
  1729. au_sync();
  1730. /* Wait for PSC ready.
  1731. */
  1732. do {
  1733. val = au_readl(PSC_AC97STAT);
  1734. au_sync();
  1735. } while ((val & PSC_AC97STAT_SR) == 0);
  1736. /* Configure AC97 controller.
  1737. * Deep FIFO, 16-bit sample, DMA, make sure DMA matches fifo size.
  1738. */
  1739. val = PSC_AC97CFG_SET_LEN(16);
  1740. val |= PSC_AC97CFG_RT_FIFO8 | PSC_AC97CFG_TT_FIFO8;
  1741. /* Enable device so we can at least
  1742. * talk over the AC-link.
  1743. */
  1744. au_writel(val, PSC_AC97CFG);
  1745. au_writel(PSC_AC97MSK_ALLMASK, PSC_AC97MSK);
  1746. au_sync();
  1747. val |= PSC_AC97CFG_DE_ENABLE;
  1748. au_writel(val, PSC_AC97CFG);
  1749. au_sync();
  1750. /* Wait for Device ready.
  1751. */
  1752. do {
  1753. val = au_readl(PSC_AC97STAT);
  1754. au_sync();
  1755. } while ((val & PSC_AC97STAT_DR) == 0);
  1756. /* codec init */
  1757. if (!ac97_probe_codec(s->codec))
  1758. goto err_dev3;
  1759. s->codec_base_caps = rdcodec(s->codec, AC97_RESET);
  1760. s->codec_ext_caps = rdcodec(s->codec, AC97_EXTENDED_ID);
  1761. pr_info("AC'97 Base/Extended ID = %04x/%04x",
  1762. s->codec_base_caps, s->codec_ext_caps);
  1763. if (!(s->codec_ext_caps & AC97_EXTID_VRA)) {
  1764. /* codec does not support VRA
  1765. */
  1766. s->no_vra = 1;
  1767. } else if (!vra) {
  1768. /* Boot option says disable VRA
  1769. */
  1770. u16 ac97_extstat = rdcodec(s->codec, AC97_EXTENDED_STATUS);
  1771. wrcodec(s->codec, AC97_EXTENDED_STATUS,
  1772. ac97_extstat & ~AC97_EXTSTAT_VRA);
  1773. s->no_vra = 1;
  1774. }
  1775. if (s->no_vra)
  1776. pr_info("no VRA, interpolating and decimating");
  1777. /* set mic to be the recording source */
  1778. val = SOUND_MASK_MIC;
  1779. mixdev_ioctl(s->codec, SOUND_MIXER_WRITE_RECSRC,
  1780. (unsigned long) &val);
  1781. return 0;
  1782. err_dev3:
  1783. unregister_sound_mixer(s->codec->dev_mixer);
  1784. err_dev2:
  1785. unregister_sound_dsp(s->dev_audio);
  1786. err_dev1:
  1787. au1xxx_dbdma_chan_free(s->dma_adc.dmanr);
  1788. err_dma2:
  1789. au1xxx_dbdma_chan_free(s->dma_dac.dmanr);
  1790. err_dma1:
  1791. release_mem_region(CPHYSADDR(AC97_PSC_SEL), 0x30);
  1792. ac97_release_codec(s->codec);
  1793. return -1;
  1794. }
  1795. static void __devinit
  1796. au1550_remove(void)
  1797. {
  1798. struct au1550_state *s = &au1550_state;
  1799. if (!s)
  1800. return;
  1801. synchronize_irq();
  1802. au1xxx_dbdma_chan_free(s->dma_adc.dmanr);
  1803. au1xxx_dbdma_chan_free(s->dma_dac.dmanr);
  1804. release_mem_region(CPHYSADDR(AC97_PSC_SEL), 0x30);
  1805. unregister_sound_dsp(s->dev_audio);
  1806. unregister_sound_mixer(s->codec->dev_mixer);
  1807. ac97_release_codec(s->codec);
  1808. }
  1809. static int __init
  1810. init_au1550(void)
  1811. {
  1812. return au1550_probe();
  1813. }
  1814. static void __exit
  1815. cleanup_au1550(void)
  1816. {
  1817. au1550_remove();
  1818. }
  1819. module_init(init_au1550);
  1820. module_exit(cleanup_au1550);
  1821. #ifndef MODULE
  1822. static int __init
  1823. au1550_setup(char *options)
  1824. {
  1825. char *this_opt;
  1826. if (!options || !*options)
  1827. return 0;
  1828. while ((this_opt = strsep(&options, ","))) {
  1829. if (!*this_opt)
  1830. continue;
  1831. if (!strncmp(this_opt, "vra", 3)) {
  1832. vra = 1;
  1833. }
  1834. }
  1835. return 1;
  1836. }
  1837. __setup("au1550_audio=", au1550_setup);
  1838. #endif /* MODULE */