Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 1a34456bbb
Branches Tags
linux-vybrid_pu...
/
include
/
asm-v850
/
rte_mb_a_pci.h

rte_mb_a_pci.h 2.5 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556 
  1. /*
    2. 

  2.  * include/asm-v850/mb_a_pci.h -- PCI support for Midas lab RTE-MOTHER-A board
    3. 

  3.  *
    4. 

  4.  *  Copyright (C) 2001  NEC Corporation
    5. 

  5.  *  Copyright (C) 2001  Miles Bader <miles@gnu.org>
    6. 

  6.  *
    7. 

  7.  * This file is subject to the terms and conditions of the GNU General
    8. 

  8.  * Public License.  See the file COPYING in the main directory of this
    9. 

  9.  * archive for more details.
    10. 

  10.  *
    11. 

  11.  * Written by Miles Bader <miles@gnu.org>
    12. 

  12.  */
    13. 

  13. 

  14. #ifndef __V850_MB_A_PCI_H__
    15. 

  15. #define __V850_MB_A_PCI_H__
    16. 

  16. 

  17. 

  18. #define MB_A_PCI_MEM_ADDR	GCS5_ADDR
    19. 

  19. #define MB_A_PCI_MEM_SIZE	(GCS5_SIZE / 2)
    20. 

  20. #define MB_A_PCI_IO_ADDR	(GCS5_ADDR + MB_A_PCI_MEM_SIZE)
    21. 

  21. #define MB_A_PCI_IO_SIZE	(GCS5_SIZE / 2)
    22. 

  22. #define MB_A_PCI_REG_BASE_ADDR	GCS6_ADDR
    23. 

  23. 

  24. #define MB_A_PCI_PCICR_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x4)
    25. 

  25. #define MB_A_PCI_PCICR		(*(volatile u16 *)MB_A_PCI_PCICR_ADDR)
    26. 

  26. #define MB_A_PCI_PCISR_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x6)
    27. 

  27. #define MB_A_PCI_PCISR		(*(volatile u16 *)MB_A_PCI_PCISR_ADDR)
    28. 

  28. #define MB_A_PCI_PCILTR_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0xD)
    29. 

  29. #define MB_A_PCI_PCILTR		(*(volatile u8 *)MB_A_PCI_PCILTR_ADDR)
    30. 

  30. #define MB_A_PCI_PCIBAR0_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x10)
    31. 

  31. #define MB_A_PCI_PCIBAR0	(*(volatile u32 *)MB_A_PCI_PCIBAR0_ADDR)
    32. 

  32. #define MB_A_PCI_PCIBAR1_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x14)
    33. 

  33. #define MB_A_PCI_PCIBAR1	(*(volatile u32 *)MB_A_PCI_PCIBAR1_ADDR)
    34. 

  34. #define MB_A_PCI_PCIBAR2_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x18)
    35. 

  35. #define MB_A_PCI_PCIBAR2	(*(volatile u32 *)MB_A_PCI_PCIBAR2_ADDR)
    36. 

  36. #define MB_A_PCI_VENDOR_ID_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x2C)
    37. 

  37. #define MB_A_PCI_VENDOR_ID	(*(volatile u16 *)MB_A_PCI_VENDOR_ID_ADDR)
    38. 

  38. #define MB_A_PCI_DEVICE_ID_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x2E)
    39. 

  39. #define MB_A_PCI_DEVICE_ID	(*(volatile u16 *)MB_A_PCI_DEVICE_ID_ADDR)
    40. 

  40. #define MB_A_PCI_DMRR_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0x9C)
    41. 

  41. #define MB_A_PCI_DMRR		(*(volatile u32 *)MB_A_PCI_DMRR_ADDR)
    42. 

  42. #define MB_A_PCI_DMLBAM_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0xA0)
    43. 

  43. #define MB_A_PCI_DMLBAM		(*(volatile u32 *)MB_A_PCI_DMLBAM_ADDR)
    44. 

  44. #define MB_A_PCI_DMLBAI_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0xA4)
    45. 

  45. #define MB_A_PCI_DMLBAI		(*(volatile u32 *)MB_A_PCI_DMLBAI_ADDR)
    46. 

  46. #define MB_A_PCI_PCIPBAM_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0xA8)
    47. 

  47. #define MB_A_PCI_PCIPBAM	(*(volatile u32 *)MB_A_PCI_PCIPBAM_ADDR)
    48. 

  48. /* `PCI Configuration Address Register for Direct Master to PCI IO/CFG'  */
    49. 

  49. #define MB_A_PCI_DMCFGA_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0xAC)
    50. 

  50. #define MB_A_PCI_DMCFGA		(*(volatile u32 *)MB_A_PCI_DMCFGA_ADDR)
    51. 

  51. /* `PCI Permanent Configuration ID Register'  */
    52. 

  52. #define MB_A_PCI_PCIHIDR_ADDR	(MB_A_PCI_REG_BASE_ADDR + 0xF0)
    53. 

  53. #define MB_A_PCI_PCIHIDR	(*(volatile u32 *)MB_A_PCI_PCIHIDR_ADDR)
    54. 

  54. 

  55. 

  56. #endif /* __V850_MB_A_PCI_H__ */
    57.