bitops.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227
  1. #ifndef _PARISC_BITOPS_H
  2. #define _PARISC_BITOPS_H
  3. #include <linux/compiler.h>
  4. #include <asm/types.h> /* for BITS_PER_LONG/SHIFT_PER_LONG */
  5. #include <asm/byteorder.h>
  6. #include <asm/atomic.h>
  7. /*
  8. * HP-PARISC specific bit operations
  9. * for a detailed description of the functions please refer
  10. * to include/asm-i386/bitops.h or kerneldoc
  11. */
  12. #define CHOP_SHIFTCOUNT(x) (((unsigned long) (x)) & (BITS_PER_LONG - 1))
  13. #define smp_mb__before_clear_bit() smp_mb()
  14. #define smp_mb__after_clear_bit() smp_mb()
  15. /* See http://marc.theaimsgroup.com/?t=108826637900003 for discussion
  16. * on use of volatile and __*_bit() (set/clear/change):
  17. * *_bit() want use of volatile.
  18. * __*_bit() are "relaxed" and don't use spinlock or volatile.
  19. */
  20. static __inline__ void set_bit(int nr, volatile unsigned long * addr)
  21. {
  22. unsigned long mask = 1UL << CHOP_SHIFTCOUNT(nr);
  23. unsigned long flags;
  24. addr += (nr >> SHIFT_PER_LONG);
  25. _atomic_spin_lock_irqsave(addr, flags);
  26. *addr |= mask;
  27. _atomic_spin_unlock_irqrestore(addr, flags);
  28. }
  29. static __inline__ void clear_bit(int nr, volatile unsigned long * addr)
  30. {
  31. unsigned long mask = ~(1UL << CHOP_SHIFTCOUNT(nr));
  32. unsigned long flags;
  33. addr += (nr >> SHIFT_PER_LONG);
  34. _atomic_spin_lock_irqsave(addr, flags);
  35. *addr &= mask;
  36. _atomic_spin_unlock_irqrestore(addr, flags);
  37. }
  38. static __inline__ void change_bit(int nr, volatile unsigned long * addr)
  39. {
  40. unsigned long mask = 1UL << CHOP_SHIFTCOUNT(nr);
  41. unsigned long flags;
  42. addr += (nr >> SHIFT_PER_LONG);
  43. _atomic_spin_lock_irqsave(addr, flags);
  44. *addr ^= mask;
  45. _atomic_spin_unlock_irqrestore(addr, flags);
  46. }
  47. static __inline__ int test_and_set_bit(int nr, volatile unsigned long * addr)
  48. {
  49. unsigned long mask = 1UL << CHOP_SHIFTCOUNT(nr);
  50. unsigned long oldbit;
  51. unsigned long flags;
  52. addr += (nr >> SHIFT_PER_LONG);
  53. _atomic_spin_lock_irqsave(addr, flags);
  54. oldbit = *addr;
  55. *addr = oldbit | mask;
  56. _atomic_spin_unlock_irqrestore(addr, flags);
  57. return (oldbit & mask) ? 1 : 0;
  58. }
  59. static __inline__ int test_and_clear_bit(int nr, volatile unsigned long * addr)
  60. {
  61. unsigned long mask = 1UL << CHOP_SHIFTCOUNT(nr);
  62. unsigned long oldbit;
  63. unsigned long flags;
  64. addr += (nr >> SHIFT_PER_LONG);
  65. _atomic_spin_lock_irqsave(addr, flags);
  66. oldbit = *addr;
  67. *addr = oldbit & ~mask;
  68. _atomic_spin_unlock_irqrestore(addr, flags);
  69. return (oldbit & mask) ? 1 : 0;
  70. }
  71. static __inline__ int test_and_change_bit(int nr, volatile unsigned long * addr)
  72. {
  73. unsigned long mask = 1UL << CHOP_SHIFTCOUNT(nr);
  74. unsigned long oldbit;
  75. unsigned long flags;
  76. addr += (nr >> SHIFT_PER_LONG);
  77. _atomic_spin_lock_irqsave(addr, flags);
  78. oldbit = *addr;
  79. *addr = oldbit ^ mask;
  80. _atomic_spin_unlock_irqrestore(addr, flags);
  81. return (oldbit & mask) ? 1 : 0;
  82. }
  83. #include <asm-generic/bitops/non-atomic.h>
  84. #ifdef __KERNEL__
  85. /**
  86. * __ffs - find first bit in word. returns 0 to "BITS_PER_LONG-1".
  87. * @word: The word to search
  88. *
  89. * __ffs() return is undefined if no bit is set.
  90. *
  91. * 32-bit fast __ffs by LaMont Jones "lamont At hp com".
  92. * 64-bit enhancement by Grant Grundler "grundler At parisc-linux org".
  93. * (with help from willy/jejb to get the semantics right)
  94. *
  95. * This algorithm avoids branches by making use of nullification.
  96. * One side effect of "extr" instructions is it sets PSW[N] bit.
  97. * How PSW[N] (nullify next insn) gets set is determined by the
  98. * "condition" field (eg "<>" or "TR" below) in the extr* insn.
  99. * Only the 1st and one of either the 2cd or 3rd insn will get executed.
  100. * Each set of 3 insn will get executed in 2 cycles on PA8x00 vs 16 or so
  101. * cycles for each mispredicted branch.
  102. */
  103. static __inline__ unsigned long __ffs(unsigned long x)
  104. {
  105. unsigned long ret;
  106. __asm__(
  107. #ifdef __LP64__
  108. " ldi 63,%1\n"
  109. " extrd,u,*<> %0,63,32,%%r0\n"
  110. " extrd,u,*TR %0,31,32,%0\n" /* move top 32-bits down */
  111. " addi -32,%1,%1\n"
  112. #else
  113. " ldi 31,%1\n"
  114. #endif
  115. " extru,<> %0,31,16,%%r0\n"
  116. " extru,TR %0,15,16,%0\n" /* xxxx0000 -> 0000xxxx */
  117. " addi -16,%1,%1\n"
  118. " extru,<> %0,31,8,%%r0\n"
  119. " extru,TR %0,23,8,%0\n" /* 0000xx00 -> 000000xx */
  120. " addi -8,%1,%1\n"
  121. " extru,<> %0,31,4,%%r0\n"
  122. " extru,TR %0,27,4,%0\n" /* 000000x0 -> 0000000x */
  123. " addi -4,%1,%1\n"
  124. " extru,<> %0,31,2,%%r0\n"
  125. " extru,TR %0,29,2,%0\n" /* 0000000y, 1100b -> 0011b */
  126. " addi -2,%1,%1\n"
  127. " extru,= %0,31,1,%%r0\n" /* check last bit */
  128. " addi -1,%1,%1\n"
  129. : "+r" (x), "=r" (ret) );
  130. return ret;
  131. }
  132. #include <asm-generic/bitops/ffz.h>
  133. /*
  134. * ffs: find first bit set. returns 1 to BITS_PER_LONG or 0 (if none set)
  135. * This is defined the same way as the libc and compiler builtin
  136. * ffs routines, therefore differs in spirit from the above ffz (man ffs).
  137. */
  138. static __inline__ int ffs(int x)
  139. {
  140. return x ? (__ffs((unsigned long)x) + 1) : 0;
  141. }
  142. /*
  143. * fls: find last (most significant) bit set.
  144. * fls(0) = 0, fls(1) = 1, fls(0x80000000) = 32.
  145. */
  146. static __inline__ int fls(int x)
  147. {
  148. int ret;
  149. if (!x)
  150. return 0;
  151. __asm__(
  152. " ldi 1,%1\n"
  153. " extru,<> %0,15,16,%%r0\n"
  154. " zdep,TR %0,15,16,%0\n" /* xxxx0000 */
  155. " addi 16,%1,%1\n"
  156. " extru,<> %0,7,8,%%r0\n"
  157. " zdep,TR %0,23,24,%0\n" /* xx000000 */
  158. " addi 8,%1,%1\n"
  159. " extru,<> %0,3,4,%%r0\n"
  160. " zdep,TR %0,27,28,%0\n" /* x0000000 */
  161. " addi 4,%1,%1\n"
  162. " extru,<> %0,1,2,%%r0\n"
  163. " zdep,TR %0,29,30,%0\n" /* y0000000 (y&3 = 0) */
  164. " addi 2,%1,%1\n"
  165. " extru,= %0,0,1,%%r0\n"
  166. " addi 1,%1,%1\n" /* if y & 8, add 1 */
  167. : "+r" (x), "=r" (ret) );
  168. return ret;
  169. }
  170. #include <asm-generic/bitops/fls64.h>
  171. #include <asm-generic/bitops/hweight.h>
  172. #include <asm-generic/bitops/sched.h>
  173. #endif /* __KERNEL__ */
  174. #include <asm-generic/bitops/find.h>
  175. #ifdef __KERNEL__
  176. #include <asm-generic/bitops/ext2-non-atomic.h>
  177. /* '3' is bits per byte */
  178. #define LE_BYTE_ADDR ((sizeof(unsigned long) - 1) << 3)
  179. #define ext2_set_bit_atomic(l,nr,addr) \
  180. test_and_set_bit((nr) ^ LE_BYTE_ADDR, (unsigned long *)addr)
  181. #define ext2_clear_bit_atomic(l,nr,addr) \
  182. test_and_clear_bit( (nr) ^ LE_BYTE_ADDR, (unsigned long *)addr)
  183. #endif /* __KERNEL__ */
  184. #include <asm-generic/bitops/minix-le.h>
  185. #endif /* _PARISC_BITOPS_H */