Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 1a34456bbb
Branches Tags
linux-vybrid_pu...
/
include
/
asm-mips
/
asmmacro.h

asmmacro.h 1.8 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798 
  1. /*
    2. 

  2.  * This file is subject to the terms and conditions of the GNU General Public
    3. 

  3.  * License.  See the file "COPYING" in the main directory of this archive
    4. 

  4.  * for more details.
    5. 

  5.  *
    6. 

  6.  * Copyright (C) 2003 Ralf Baechle
    7. 

  7.  */
    8. 

  8. #ifndef _ASM_ASMMACRO_H
    9. 

  9. #define _ASM_ASMMACRO_H
    10. 

  10. 

  11. #include <linux/config.h>
    12. 

  12. #include <asm/hazards.h>
    13. 

  13. 

  14. #ifdef CONFIG_32BIT
    15. 

  15. #include <asm/asmmacro-32.h>
    16. 

  16. #endif
    17. 

  17. #ifdef CONFIG_64BIT
    18. 

  18. #include <asm/asmmacro-64.h>
    19. 

  19. #endif
    20. 

  20. #ifdef CONFIG_MIPS_MT_SMTC
    21. 

  21. #include <asm/mipsmtregs.h>
    22. 

  22. #endif
    23. 

  23. 

  24. #ifdef CONFIG_MIPS_MT_SMTC
    25. 

  25. 	.macro	local_irq_enable reg=t0
    26. 

  26. 	mfc0	\reg, CP0_TCSTATUS
    27. 

  27. 	ori	\reg, \reg, TCSTATUS_IXMT
    28. 

  28. 	xori	\reg, \reg, TCSTATUS_IXMT
    29. 

  29. 	mtc0	\reg, CP0_TCSTATUS
    30. 

  30. 	ehb
    31. 

  31. 	.endm
    32. 

  32. 

  33. 	.macro	local_irq_disable reg=t0
    34. 

  34. 	mfc0	\reg, CP0_TCSTATUS
    35. 

  35. 	ori	\reg, \reg, TCSTATUS_IXMT
    36. 

  36. 	mtc0	\reg, CP0_TCSTATUS
    37. 

  37. 	ehb
    38. 

  38. 	.endm
    39. 

  39. #else
    40. 

  40. 	.macro	local_irq_enable reg=t0
    41. 

  41. 	mfc0	\reg, CP0_STATUS
    42. 

  42. 	ori	\reg, \reg, 1
    43. 

  43. 	mtc0	\reg, CP0_STATUS
    44. 

  44. 	irq_enable_hazard
    45. 

  45. 	.endm
    46. 

  46. 

  47. 	.macro	local_irq_disable reg=t0
    48. 

  48. 	mfc0	\reg, CP0_STATUS
    49. 

  49. 	ori	\reg, \reg, 1
    50. 

  50. 	xori	\reg, \reg, 1
    51. 

  51. 	mtc0	\reg, CP0_STATUS
    52. 

  52. 	irq_disable_hazard
    53. 

  53. 	.endm
    54. 

  54. #endif /* CONFIG_MIPS_MT_SMTC */
    55. 

  55. 

  56. #ifdef CONFIG_CPU_SB1
    57. 

  57. 	.macro	fpu_enable_hazard
    58. 

  58. 	.set	push
    59. 

  59. 	.set	noreorder
    60. 

  60. 	.set	mips2
    61. 

  61. 	SSNOP
    62. 

  62. 	bnezl	$0, .+4
    63. 

  63. 	 SSNOP
    64. 

  64. 	.set	pop
    65. 

  65. 	.endm
    66. 

  66. #else
    67. 

  67. 	.macro	fpu_enable_hazard
    68. 

  68. 	.endm
    69. 

  69. #endif
    70. 

  70. 

  71. /*
    72. 

  72.  * Temporary until all gas have MT ASE support
    73. 

  73.  */
    74. 

  74. 	.macro	DMT	reg=0
    75. 

  75. 	.word	(0x41600bc1 | (\reg << 16))
    76. 

  76. 	.endm
    77. 

  77. 

  78. 	.macro	EMT	reg=0
    79. 

  79. 	.word	(0x41600be1 | (\reg << 16))
    80. 

  80. 	.endm
    81. 

  81. 

  82. 	.macro	DVPE	reg=0
    83. 

  83. 	.word	(0x41600001 | (\reg << 16))
    84. 

  84. 	.endm
    85. 

  85. 

  86. 	.macro	EVPE	reg=0
    87. 

  87. 	.word	(0x41600021 | (\reg << 16))
    88. 

  88. 	.endm
    89. 

  89. 

  90. 	.macro	MFTR	rt=0, rd=0, u=0, sel=0
    91. 

  91. 	 .word	(0x41000000 | (\rt << 16) | (\rd << 11) | (\u << 5) | (\sel))
    92. 

  92. 	.endm
    93. 

  93. 

  94. 	.macro	MTTR	rt=0, rd=0, u=0, sel=0
    95. 

  95. 	 .word	(0x41800000 | (\rt << 16) | (\rd << 11) | (\u << 5) | (\sel))
    96. 

  96. 	.endm
    97. 

  97. 

  98. #endif /* _ASM_ASMMACRO_H */
    99.