cpu-irqs.h 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /* cpu-irqs.h: on-CPU peripheral irqs
  2. *
  3. * Copyright (C) 2004 Red Hat, Inc. All Rights Reserved.
  4. * Written by David Howells (dhowells@redhat.com)
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version
  9. * 2 of the License, or (at your option) any later version.
  10. */
  11. #ifndef _ASM_CPU_IRQS_H
  12. #define _ASM_CPU_IRQS_H
  13. #ifndef __ASSEMBLY__
  14. #include <asm/irq-routing.h>
  15. #define IRQ_BASE_CPU (NR_IRQ_ACTIONS_PER_GROUP * 0)
  16. /* IRQ IDs presented to drivers */
  17. enum {
  18. IRQ_CPU__UNUSED = IRQ_BASE_CPU,
  19. IRQ_CPU_UART0,
  20. IRQ_CPU_UART1,
  21. IRQ_CPU_TIMER0,
  22. IRQ_CPU_TIMER1,
  23. IRQ_CPU_TIMER2,
  24. IRQ_CPU_DMA0,
  25. IRQ_CPU_DMA1,
  26. IRQ_CPU_DMA2,
  27. IRQ_CPU_DMA3,
  28. IRQ_CPU_DMA4,
  29. IRQ_CPU_DMA5,
  30. IRQ_CPU_DMA6,
  31. IRQ_CPU_DMA7,
  32. IRQ_CPU_EXTERNAL0,
  33. IRQ_CPU_EXTERNAL1,
  34. IRQ_CPU_EXTERNAL2,
  35. IRQ_CPU_EXTERNAL3,
  36. IRQ_CPU_EXTERNAL4,
  37. IRQ_CPU_EXTERNAL5,
  38. IRQ_CPU_EXTERNAL6,
  39. IRQ_CPU_EXTERNAL7,
  40. };
  41. /* IRQ to level mappings */
  42. #define IRQ_GDBSTUB_LEVEL 15
  43. #define IRQ_UART_LEVEL 13
  44. #ifdef CONFIG_GDBSTUB_UART0
  45. #define IRQ_UART0_LEVEL IRQ_GDBSTUB_LEVEL
  46. #else
  47. #define IRQ_UART0_LEVEL IRQ_UART_LEVEL
  48. #endif
  49. #ifdef CONFIG_GDBSTUB_UART1
  50. #define IRQ_UART1_LEVEL IRQ_GDBSTUB_LEVEL
  51. #else
  52. #define IRQ_UART1_LEVEL IRQ_UART_LEVEL
  53. #endif
  54. #define IRQ_DMA0_LEVEL 14
  55. #define IRQ_DMA1_LEVEL 14
  56. #define IRQ_DMA2_LEVEL 14
  57. #define IRQ_DMA3_LEVEL 14
  58. #define IRQ_DMA4_LEVEL 14
  59. #define IRQ_DMA5_LEVEL 14
  60. #define IRQ_DMA6_LEVEL 14
  61. #define IRQ_DMA7_LEVEL 14
  62. #define IRQ_TIMER0_LEVEL 12
  63. #define IRQ_TIMER1_LEVEL 11
  64. #define IRQ_TIMER2_LEVEL 10
  65. #define IRQ_XIRQ0_LEVEL 1
  66. #define IRQ_XIRQ1_LEVEL 2
  67. #define IRQ_XIRQ2_LEVEL 3
  68. #define IRQ_XIRQ3_LEVEL 4
  69. #define IRQ_XIRQ4_LEVEL 5
  70. #define IRQ_XIRQ5_LEVEL 6
  71. #define IRQ_XIRQ6_LEVEL 7
  72. #define IRQ_XIRQ7_LEVEL 8
  73. #endif /* !__ASSEMBLY__ */
  74. #endif /* _ASM_CPU_IRQS_H */