ohci-pci.c 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248
  1. /*
  2. * OHCI HCD (Host Controller Driver) for USB.
  3. *
  4. * (C) Copyright 1999 Roman Weissgaerber <weissg@vienna.at>
  5. * (C) Copyright 2000-2002 David Brownell <dbrownell@users.sourceforge.net>
  6. *
  7. * [ Initialisation is based on Linus' ]
  8. * [ uhci code and gregs ohci fragments ]
  9. * [ (C) Copyright 1999 Linus Torvalds ]
  10. * [ (C) Copyright 1999 Gregory P. Smith]
  11. *
  12. * PCI Bus Glue
  13. *
  14. * This file is licenced under the GPL.
  15. */
  16. #ifndef CONFIG_PCI
  17. #error "This file is PCI bus glue. CONFIG_PCI must be defined."
  18. #endif
  19. /*-------------------------------------------------------------------------*/
  20. static int
  21. ohci_pci_reset (struct usb_hcd *hcd)
  22. {
  23. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  24. ohci_hcd_init (ohci);
  25. return ohci_init (ohci);
  26. }
  27. static int __devinit
  28. ohci_pci_start (struct usb_hcd *hcd)
  29. {
  30. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  31. int ret;
  32. /* REVISIT this whole block should move to reset(), which handles
  33. * all the other one-time init.
  34. */
  35. if (hcd->self.controller) {
  36. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  37. /* AMD 756, for most chips (early revs), corrupts register
  38. * values on read ... so enable the vendor workaround.
  39. */
  40. if (pdev->vendor == PCI_VENDOR_ID_AMD
  41. && pdev->device == 0x740c) {
  42. ohci->flags = OHCI_QUIRK_AMD756;
  43. ohci_dbg (ohci, "AMD756 erratum 4 workaround\n");
  44. /* also erratum 10 (suspend/resume issues) */
  45. device_init_wakeup(&hcd->self.root_hub->dev, 0);
  46. }
  47. /* FIXME for some of the early AMD 760 southbridges, OHCI
  48. * won't work at all. blacklist them.
  49. */
  50. /* Apple's OHCI driver has a lot of bizarre workarounds
  51. * for this chip. Evidently control and bulk lists
  52. * can get confused. (B&W G3 models, and ...)
  53. */
  54. else if (pdev->vendor == PCI_VENDOR_ID_OPTI
  55. && pdev->device == 0xc861) {
  56. ohci_dbg (ohci,
  57. "WARNING: OPTi workarounds unavailable\n");
  58. }
  59. /* Check for NSC87560. We have to look at the bridge (fn1) to
  60. * identify the USB (fn2). This quirk might apply to more or
  61. * even all NSC stuff.
  62. */
  63. else if (pdev->vendor == PCI_VENDOR_ID_NS) {
  64. struct pci_dev *b;
  65. b = pci_find_slot (pdev->bus->number,
  66. PCI_DEVFN (PCI_SLOT (pdev->devfn), 1));
  67. if (b && b->device == PCI_DEVICE_ID_NS_87560_LIO
  68. && b->vendor == PCI_VENDOR_ID_NS) {
  69. ohci->flags |= OHCI_QUIRK_SUPERIO;
  70. ohci_dbg (ohci, "Using NSC SuperIO setup\n");
  71. }
  72. }
  73. /* Check for Compaq's ZFMicro chipset, which needs short
  74. * delays before control or bulk queues get re-activated
  75. * in finish_unlinks()
  76. */
  77. else if (pdev->vendor == PCI_VENDOR_ID_COMPAQ
  78. && pdev->device == 0xa0f8) {
  79. ohci->flags |= OHCI_QUIRK_ZFMICRO;
  80. ohci_dbg (ohci,
  81. "enabled Compaq ZFMicro chipset quirk\n");
  82. }
  83. /* RWC may not be set for add-in PCI cards, since boot
  84. * firmware probably ignored them. This transfers PCI
  85. * PM wakeup capabilities (once the PCI layer is fixed).
  86. */
  87. if (device_may_wakeup(&pdev->dev))
  88. ohci->hc_control |= OHCI_CTRL_RWC;
  89. }
  90. /* NOTE: there may have already been a first reset, to
  91. * keep bios/smm irqs from making trouble
  92. */
  93. if ((ret = ohci_run (ohci)) < 0) {
  94. ohci_err (ohci, "can't start\n");
  95. ohci_stop (hcd);
  96. return ret;
  97. }
  98. return 0;
  99. }
  100. #ifdef CONFIG_PM
  101. static int ohci_pci_suspend (struct usb_hcd *hcd, pm_message_t message)
  102. {
  103. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  104. unsigned long flags;
  105. int rc = 0;
  106. /* Root hub was already suspended. Disable irq emission and
  107. * mark HW unaccessible, bail out if RH has been resumed. Use
  108. * the spinlock to properly synchronize with possible pending
  109. * RH suspend or resume activity.
  110. *
  111. * This is still racy as hcd->state is manipulated outside of
  112. * any locks =P But that will be a different fix.
  113. */
  114. spin_lock_irqsave (&ohci->lock, flags);
  115. if (hcd->state != HC_STATE_SUSPENDED) {
  116. rc = -EINVAL;
  117. goto bail;
  118. }
  119. ohci_writel(ohci, OHCI_INTR_MIE, &ohci->regs->intrdisable);
  120. (void)ohci_readl(ohci, &ohci->regs->intrdisable);
  121. clear_bit(HCD_FLAG_HW_ACCESSIBLE, &hcd->flags);
  122. bail:
  123. spin_unlock_irqrestore (&ohci->lock, flags);
  124. return rc;
  125. }
  126. static int ohci_pci_resume (struct usb_hcd *hcd)
  127. {
  128. set_bit(HCD_FLAG_HW_ACCESSIBLE, &hcd->flags);
  129. usb_hcd_resume_root_hub(hcd);
  130. return 0;
  131. }
  132. #endif /* CONFIG_PM */
  133. /*-------------------------------------------------------------------------*/
  134. static const struct hc_driver ohci_pci_hc_driver = {
  135. .description = hcd_name,
  136. .product_desc = "OHCI Host Controller",
  137. .hcd_priv_size = sizeof(struct ohci_hcd),
  138. /*
  139. * generic hardware linkage
  140. */
  141. .irq = ohci_irq,
  142. .flags = HCD_MEMORY | HCD_USB11,
  143. /*
  144. * basic lifecycle operations
  145. */
  146. .reset = ohci_pci_reset,
  147. .start = ohci_pci_start,
  148. #ifdef CONFIG_PM
  149. .suspend = ohci_pci_suspend,
  150. .resume = ohci_pci_resume,
  151. #endif
  152. .stop = ohci_stop,
  153. /*
  154. * managing i/o requests and associated device resources
  155. */
  156. .urb_enqueue = ohci_urb_enqueue,
  157. .urb_dequeue = ohci_urb_dequeue,
  158. .endpoint_disable = ohci_endpoint_disable,
  159. /*
  160. * scheduling support
  161. */
  162. .get_frame_number = ohci_get_frame,
  163. /*
  164. * root hub support
  165. */
  166. .hub_status_data = ohci_hub_status_data,
  167. .hub_control = ohci_hub_control,
  168. #ifdef CONFIG_PM
  169. .bus_suspend = ohci_bus_suspend,
  170. .bus_resume = ohci_bus_resume,
  171. #endif
  172. .start_port_reset = ohci_start_port_reset,
  173. };
  174. /*-------------------------------------------------------------------------*/
  175. static const struct pci_device_id pci_ids [] = { {
  176. /* handle any USB OHCI controller */
  177. PCI_DEVICE_CLASS((PCI_CLASS_SERIAL_USB << 8) | 0x10, ~0),
  178. .driver_data = (unsigned long) &ohci_pci_hc_driver,
  179. }, { /* end: all zeroes */ }
  180. };
  181. MODULE_DEVICE_TABLE (pci, pci_ids);
  182. /* pci driver glue; this is a "new style" PCI driver module */
  183. static struct pci_driver ohci_pci_driver = {
  184. .name = (char *) hcd_name,
  185. .id_table = pci_ids,
  186. .probe = usb_hcd_pci_probe,
  187. .remove = usb_hcd_pci_remove,
  188. #ifdef CONFIG_PM
  189. .suspend = usb_hcd_pci_suspend,
  190. .resume = usb_hcd_pci_resume,
  191. #endif
  192. };
  193. static int __init ohci_hcd_pci_init (void)
  194. {
  195. printk (KERN_DEBUG "%s: " DRIVER_INFO " (PCI)\n", hcd_name);
  196. if (usb_disabled())
  197. return -ENODEV;
  198. pr_debug ("%s: block sizes: ed %Zd td %Zd\n", hcd_name,
  199. sizeof (struct ed), sizeof (struct td));
  200. return pci_register_driver (&ohci_pci_driver);
  201. }
  202. module_init (ohci_hcd_pci_init);
  203. /*-------------------------------------------------------------------------*/
  204. static void __exit ohci_hcd_pci_cleanup (void)
  205. {
  206. pci_unregister_driver (&ohci_pci_driver);
  207. }
  208. module_exit (ohci_hcd_pci_cleanup);