qeth_main.c 227 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653
  1. /*
  2. * linux/drivers/s390/net/qeth_main.c
  3. *
  4. * Linux on zSeries OSA Express and HiperSockets support
  5. *
  6. * Copyright 2000,2003 IBM Corporation
  7. *
  8. * Author(s): Original Code written by
  9. * Utz Bacher (utz.bacher@de.ibm.com)
  10. * Rewritten by
  11. * Frank Pavlic (fpavlic@de.ibm.com) and
  12. * Thomas Spatzier <tspat@de.ibm.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software
  26. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  27. */
  28. #include <linux/config.h>
  29. #include <linux/module.h>
  30. #include <linux/moduleparam.h>
  31. #include <linux/string.h>
  32. #include <linux/errno.h>
  33. #include <linux/mm.h>
  34. #include <linux/ip.h>
  35. #include <linux/inetdevice.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/sched.h>
  38. #include <linux/workqueue.h>
  39. #include <linux/kernel.h>
  40. #include <linux/slab.h>
  41. #include <linux/interrupt.h>
  42. #include <linux/tcp.h>
  43. #include <linux/icmp.h>
  44. #include <linux/skbuff.h>
  45. #include <linux/in.h>
  46. #include <linux/igmp.h>
  47. #include <linux/init.h>
  48. #include <linux/reboot.h>
  49. #include <linux/mii.h>
  50. #include <linux/rcupdate.h>
  51. #include <linux/ethtool.h>
  52. #include <net/arp.h>
  53. #include <net/ip.h>
  54. #include <net/route.h>
  55. #include <asm/ebcdic.h>
  56. #include <asm/io.h>
  57. #include <asm/qeth.h>
  58. #include <asm/timex.h>
  59. #include <asm/semaphore.h>
  60. #include <asm/uaccess.h>
  61. #include <asm/s390_rdev.h>
  62. #include "qeth.h"
  63. #include "qeth_mpc.h"
  64. #include "qeth_fs.h"
  65. #include "qeth_eddp.h"
  66. #include "qeth_tso.h"
  67. static const char *version = "qeth S/390 OSA-Express driver";
  68. /**
  69. * Debug Facility Stuff
  70. */
  71. static debug_info_t *qeth_dbf_setup = NULL;
  72. static debug_info_t *qeth_dbf_data = NULL;
  73. static debug_info_t *qeth_dbf_misc = NULL;
  74. static debug_info_t *qeth_dbf_control = NULL;
  75. debug_info_t *qeth_dbf_trace = NULL;
  76. static debug_info_t *qeth_dbf_sense = NULL;
  77. static debug_info_t *qeth_dbf_qerr = NULL;
  78. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  79. /**
  80. * some more definitions and declarations
  81. */
  82. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  83. /* list of our cards */
  84. struct qeth_card_list_struct qeth_card_list;
  85. /*process list want to be notified*/
  86. spinlock_t qeth_notify_lock;
  87. struct list_head qeth_notify_list;
  88. static void qeth_send_control_data_cb(struct qeth_channel *,
  89. struct qeth_cmd_buffer *);
  90. /**
  91. * here we go with function implementation
  92. */
  93. static void
  94. qeth_init_qdio_info(struct qeth_card *card);
  95. static int
  96. qeth_init_qdio_queues(struct qeth_card *card);
  97. static int
  98. qeth_alloc_qdio_buffers(struct qeth_card *card);
  99. static void
  100. qeth_free_qdio_buffers(struct qeth_card *);
  101. static void
  102. qeth_clear_qdio_buffers(struct qeth_card *);
  103. static void
  104. qeth_clear_ip_list(struct qeth_card *, int, int);
  105. static void
  106. qeth_clear_ipacmd_list(struct qeth_card *);
  107. static int
  108. qeth_qdio_clear_card(struct qeth_card *, int);
  109. static void
  110. qeth_clear_working_pool_list(struct qeth_card *);
  111. static void
  112. qeth_clear_cmd_buffers(struct qeth_channel *);
  113. static int
  114. qeth_stop(struct net_device *);
  115. static void
  116. qeth_clear_ipato_list(struct qeth_card *);
  117. static int
  118. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  119. static void
  120. qeth_irq_tasklet(unsigned long);
  121. static int
  122. qeth_set_online(struct ccwgroup_device *);
  123. static int
  124. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  125. static struct qeth_ipaddr *
  126. qeth_get_addr_buffer(enum qeth_prot_versions);
  127. static void
  128. qeth_set_multicast_list(struct net_device *);
  129. static void
  130. qeth_setadp_promisc_mode(struct qeth_card *);
  131. static void
  132. qeth_notify_processes(void)
  133. {
  134. /*notify all registered processes */
  135. struct qeth_notify_list_struct *n_entry;
  136. QETH_DBF_TEXT(trace,3,"procnoti");
  137. spin_lock(&qeth_notify_lock);
  138. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  139. send_sig(n_entry->signum, n_entry->task, 1);
  140. }
  141. spin_unlock(&qeth_notify_lock);
  142. }
  143. int
  144. qeth_notifier_unregister(struct task_struct *p)
  145. {
  146. struct qeth_notify_list_struct *n_entry, *tmp;
  147. QETH_DBF_TEXT(trace, 2, "notunreg");
  148. spin_lock(&qeth_notify_lock);
  149. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  150. if (n_entry->task == p) {
  151. list_del(&n_entry->list);
  152. kfree(n_entry);
  153. goto out;
  154. }
  155. }
  156. out:
  157. spin_unlock(&qeth_notify_lock);
  158. return 0;
  159. }
  160. int
  161. qeth_notifier_register(struct task_struct *p, int signum)
  162. {
  163. struct qeth_notify_list_struct *n_entry;
  164. /*check first if entry already exists*/
  165. spin_lock(&qeth_notify_lock);
  166. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  167. if (n_entry->task == p) {
  168. n_entry->signum = signum;
  169. spin_unlock(&qeth_notify_lock);
  170. return 0;
  171. }
  172. }
  173. spin_unlock(&qeth_notify_lock);
  174. n_entry = (struct qeth_notify_list_struct *)
  175. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  176. if (!n_entry)
  177. return -ENOMEM;
  178. n_entry->task = p;
  179. n_entry->signum = signum;
  180. spin_lock(&qeth_notify_lock);
  181. list_add(&n_entry->list,&qeth_notify_list);
  182. spin_unlock(&qeth_notify_lock);
  183. return 0;
  184. }
  185. /**
  186. * free channel command buffers
  187. */
  188. static void
  189. qeth_clean_channel(struct qeth_channel *channel)
  190. {
  191. int cnt;
  192. QETH_DBF_TEXT(setup, 2, "freech");
  193. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  194. kfree(channel->iob[cnt].data);
  195. }
  196. /**
  197. * free card
  198. */
  199. static void
  200. qeth_free_card(struct qeth_card *card)
  201. {
  202. QETH_DBF_TEXT(setup, 2, "freecrd");
  203. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  204. qeth_clean_channel(&card->read);
  205. qeth_clean_channel(&card->write);
  206. if (card->dev)
  207. free_netdev(card->dev);
  208. qeth_clear_ip_list(card, 0, 0);
  209. qeth_clear_ipato_list(card);
  210. kfree(card->ip_tbd_list);
  211. qeth_free_qdio_buffers(card);
  212. kfree(card);
  213. }
  214. /**
  215. * alloc memory for command buffer per channel
  216. */
  217. static int
  218. qeth_setup_channel(struct qeth_channel *channel)
  219. {
  220. int cnt;
  221. QETH_DBF_TEXT(setup, 2, "setupch");
  222. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  223. channel->iob[cnt].data = (char *)
  224. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  225. if (channel->iob[cnt].data == NULL)
  226. break;
  227. channel->iob[cnt].state = BUF_STATE_FREE;
  228. channel->iob[cnt].channel = channel;
  229. channel->iob[cnt].callback = qeth_send_control_data_cb;
  230. channel->iob[cnt].rc = 0;
  231. }
  232. if (cnt < QETH_CMD_BUFFER_NO) {
  233. while (cnt-- > 0)
  234. kfree(channel->iob[cnt].data);
  235. return -ENOMEM;
  236. }
  237. channel->buf_no = 0;
  238. channel->io_buf_no = 0;
  239. atomic_set(&channel->irq_pending, 0);
  240. spin_lock_init(&channel->iob_lock);
  241. init_waitqueue_head(&channel->wait_q);
  242. channel->irq_tasklet.data = (unsigned long) channel;
  243. channel->irq_tasklet.func = qeth_irq_tasklet;
  244. return 0;
  245. }
  246. /**
  247. * alloc memory for card structure
  248. */
  249. static struct qeth_card *
  250. qeth_alloc_card(void)
  251. {
  252. struct qeth_card *card;
  253. QETH_DBF_TEXT(setup, 2, "alloccrd");
  254. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  255. if (!card)
  256. return NULL;
  257. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  258. if (qeth_setup_channel(&card->read)) {
  259. kfree(card);
  260. return NULL;
  261. }
  262. if (qeth_setup_channel(&card->write)) {
  263. qeth_clean_channel(&card->read);
  264. kfree(card);
  265. return NULL;
  266. }
  267. return card;
  268. }
  269. static long
  270. __qeth_check_irb_error(struct ccw_device *cdev, struct irb *irb)
  271. {
  272. if (!IS_ERR(irb))
  273. return 0;
  274. switch (PTR_ERR(irb)) {
  275. case -EIO:
  276. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  277. QETH_DBF_TEXT(trace, 2, "ckirberr");
  278. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  279. break;
  280. case -ETIMEDOUT:
  281. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  282. QETH_DBF_TEXT(trace, 2, "ckirberr");
  283. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  284. break;
  285. default:
  286. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  287. cdev->dev.bus_id);
  288. QETH_DBF_TEXT(trace, 2, "ckirberr");
  289. QETH_DBF_TEXT(trace, 2, " rc???");
  290. }
  291. return PTR_ERR(irb);
  292. }
  293. static int
  294. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  295. {
  296. int dstat,cstat;
  297. char *sense;
  298. sense = (char *) irb->ecw;
  299. cstat = irb->scsw.cstat;
  300. dstat = irb->scsw.dstat;
  301. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  302. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  303. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  304. QETH_DBF_TEXT(trace,2, "CGENCHK");
  305. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  306. cdev->dev.bus_id, dstat, cstat);
  307. HEXDUMP16(WARN, "irb: ", irb);
  308. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  309. return 1;
  310. }
  311. if (dstat & DEV_STAT_UNIT_CHECK) {
  312. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  313. SENSE_RESETTING_EVENT_FLAG) {
  314. QETH_DBF_TEXT(trace,2,"REVIND");
  315. return 1;
  316. }
  317. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  318. SENSE_COMMAND_REJECT_FLAG) {
  319. QETH_DBF_TEXT(trace,2,"CMDREJi");
  320. return 0;
  321. }
  322. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  323. QETH_DBF_TEXT(trace,2,"AFFE");
  324. return 1;
  325. }
  326. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  327. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  328. return 0;
  329. }
  330. QETH_DBF_TEXT(trace,2,"DGENCHK");
  331. return 1;
  332. }
  333. return 0;
  334. }
  335. static int qeth_issue_next_read(struct qeth_card *);
  336. /**
  337. * interrupt handler
  338. */
  339. static void
  340. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  341. {
  342. int rc;
  343. int cstat,dstat;
  344. struct qeth_cmd_buffer *buffer;
  345. struct qeth_channel *channel;
  346. struct qeth_card *card;
  347. QETH_DBF_TEXT(trace,5,"irq");
  348. if (__qeth_check_irb_error(cdev, irb))
  349. return;
  350. cstat = irb->scsw.cstat;
  351. dstat = irb->scsw.dstat;
  352. card = CARD_FROM_CDEV(cdev);
  353. if (!card)
  354. return;
  355. if (card->read.ccwdev == cdev){
  356. channel = &card->read;
  357. QETH_DBF_TEXT(trace,5,"read");
  358. } else if (card->write.ccwdev == cdev) {
  359. channel = &card->write;
  360. QETH_DBF_TEXT(trace,5,"write");
  361. } else {
  362. channel = &card->data;
  363. QETH_DBF_TEXT(trace,5,"data");
  364. }
  365. atomic_set(&channel->irq_pending, 0);
  366. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  367. channel->state = CH_STATE_STOPPED;
  368. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  369. channel->state = CH_STATE_HALTED;
  370. /*let's wake up immediately on data channel*/
  371. if ((channel == &card->data) && (intparm != 0))
  372. goto out;
  373. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  374. QETH_DBF_TEXT(trace, 6, "clrchpar");
  375. /* we don't have to handle this further */
  376. intparm = 0;
  377. }
  378. if (intparm == QETH_HALT_CHANNEL_PARM) {
  379. QETH_DBF_TEXT(trace, 6, "hltchpar");
  380. /* we don't have to handle this further */
  381. intparm = 0;
  382. }
  383. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  384. (dstat & DEV_STAT_UNIT_CHECK) ||
  385. (cstat)) {
  386. if (irb->esw.esw0.erw.cons) {
  387. /* TODO: we should make this s390dbf */
  388. PRINT_WARN("sense data available on channel %s.\n",
  389. CHANNEL_ID(channel));
  390. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  391. HEXDUMP16(WARN,"irb: ",irb);
  392. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  393. }
  394. rc = qeth_get_problem(cdev,irb);
  395. if (rc) {
  396. qeth_schedule_recovery(card);
  397. goto out;
  398. }
  399. }
  400. if (intparm) {
  401. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  402. buffer->state = BUF_STATE_PROCESSED;
  403. }
  404. if (channel == &card->data)
  405. return;
  406. if (channel == &card->read &&
  407. channel->state == CH_STATE_UP)
  408. qeth_issue_next_read(card);
  409. tasklet_schedule(&channel->irq_tasklet);
  410. return;
  411. out:
  412. wake_up(&card->wait_q);
  413. }
  414. /**
  415. * tasklet function scheduled from irq handler
  416. */
  417. static void
  418. qeth_irq_tasklet(unsigned long data)
  419. {
  420. struct qeth_card *card;
  421. struct qeth_channel *channel;
  422. struct qeth_cmd_buffer *iob;
  423. __u8 index;
  424. QETH_DBF_TEXT(trace,5,"irqtlet");
  425. channel = (struct qeth_channel *) data;
  426. iob = channel->iob;
  427. index = channel->buf_no;
  428. card = CARD_FROM_CDEV(channel->ccwdev);
  429. while (iob[index].state == BUF_STATE_PROCESSED) {
  430. if (iob[index].callback !=NULL) {
  431. iob[index].callback(channel,iob + index);
  432. }
  433. index = (index + 1) % QETH_CMD_BUFFER_NO;
  434. }
  435. channel->buf_no = index;
  436. wake_up(&card->wait_q);
  437. }
  438. static int qeth_stop_card(struct qeth_card *, int);
  439. static int
  440. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  441. {
  442. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  443. int rc = 0, rc2 = 0, rc3 = 0;
  444. enum qeth_card_states recover_flag;
  445. QETH_DBF_TEXT(setup, 3, "setoffl");
  446. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  447. if (card->dev && netif_carrier_ok(card->dev))
  448. netif_carrier_off(card->dev);
  449. recover_flag = card->state;
  450. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  451. PRINT_WARN("Stopping card %s interrupted by user!\n",
  452. CARD_BUS_ID(card));
  453. return -ERESTARTSYS;
  454. }
  455. rc = ccw_device_set_offline(CARD_DDEV(card));
  456. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  457. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  458. if (!rc)
  459. rc = (rc2) ? rc2 : rc3;
  460. if (rc)
  461. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  462. if (recover_flag == CARD_STATE_UP)
  463. card->state = CARD_STATE_RECOVER;
  464. qeth_notify_processes();
  465. return 0;
  466. }
  467. static int
  468. qeth_set_offline(struct ccwgroup_device *cgdev)
  469. {
  470. return __qeth_set_offline(cgdev, 0);
  471. }
  472. static int
  473. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads);
  474. static void
  475. qeth_remove_device(struct ccwgroup_device *cgdev)
  476. {
  477. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  478. unsigned long flags;
  479. QETH_DBF_TEXT(setup, 3, "rmdev");
  480. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  481. if (!card)
  482. return;
  483. if (qeth_wait_for_threads(card, 0xffffffff))
  484. return;
  485. if (cgdev->state == CCWGROUP_ONLINE){
  486. card->use_hard_stop = 1;
  487. qeth_set_offline(cgdev);
  488. }
  489. /* remove form our internal list */
  490. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  491. list_del(&card->list);
  492. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  493. if (card->dev)
  494. unregister_netdev(card->dev);
  495. qeth_remove_device_attributes(&cgdev->dev);
  496. qeth_free_card(card);
  497. cgdev->dev.driver_data = NULL;
  498. put_device(&cgdev->dev);
  499. }
  500. static int
  501. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  502. static int
  503. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  504. /**
  505. * Add/remove address to/from card's ip list, i.e. try to add or remove
  506. * reference to/from an IP address that is already registered on the card.
  507. * Returns:
  508. * 0 address was on card and its reference count has been adjusted,
  509. * but is still > 0, so nothing has to be done
  510. * also returns 0 if card was not on card and the todo was to delete
  511. * the address -> there is also nothing to be done
  512. * 1 address was not on card and the todo is to add it to the card's ip
  513. * list
  514. * -1 address was on card and its reference count has been decremented
  515. * to <= 0 by the todo -> address must be removed from card
  516. */
  517. static int
  518. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  519. struct qeth_ipaddr **__addr)
  520. {
  521. struct qeth_ipaddr *addr;
  522. int found = 0;
  523. list_for_each_entry(addr, &card->ip_list, entry) {
  524. if (card->options.layer2) {
  525. if ((addr->type == todo->type) &&
  526. (memcmp(&addr->mac, &todo->mac,
  527. OSA_ADDR_LEN) == 0)) {
  528. found = 1;
  529. break;
  530. }
  531. continue;
  532. }
  533. if ((addr->proto == QETH_PROT_IPV4) &&
  534. (todo->proto == QETH_PROT_IPV4) &&
  535. (addr->type == todo->type) &&
  536. (addr->u.a4.addr == todo->u.a4.addr) &&
  537. (addr->u.a4.mask == todo->u.a4.mask)) {
  538. found = 1;
  539. break;
  540. }
  541. if ((addr->proto == QETH_PROT_IPV6) &&
  542. (todo->proto == QETH_PROT_IPV6) &&
  543. (addr->type == todo->type) &&
  544. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  545. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  546. sizeof(struct in6_addr)) == 0)) {
  547. found = 1;
  548. break;
  549. }
  550. }
  551. if (found) {
  552. addr->users += todo->users;
  553. if (addr->users <= 0){
  554. *__addr = addr;
  555. return -1;
  556. } else {
  557. /* for VIPA and RXIP limit refcount to 1 */
  558. if (addr->type != QETH_IP_TYPE_NORMAL)
  559. addr->users = 1;
  560. return 0;
  561. }
  562. }
  563. if (todo->users > 0) {
  564. /* for VIPA and RXIP limit refcount to 1 */
  565. if (todo->type != QETH_IP_TYPE_NORMAL)
  566. todo->users = 1;
  567. return 1;
  568. } else
  569. return 0;
  570. }
  571. static inline int
  572. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  573. int same_type)
  574. {
  575. struct qeth_ipaddr *tmp;
  576. list_for_each_entry(tmp, list, entry) {
  577. if ((tmp->proto == QETH_PROT_IPV4) &&
  578. (addr->proto == QETH_PROT_IPV4) &&
  579. ((same_type && (tmp->type == addr->type)) ||
  580. (!same_type && (tmp->type != addr->type)) ) &&
  581. (tmp->u.a4.addr == addr->u.a4.addr) ){
  582. return 1;
  583. }
  584. if ((tmp->proto == QETH_PROT_IPV6) &&
  585. (addr->proto == QETH_PROT_IPV6) &&
  586. ((same_type && (tmp->type == addr->type)) ||
  587. (!same_type && (tmp->type != addr->type)) ) &&
  588. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  589. sizeof(struct in6_addr)) == 0) ) {
  590. return 1;
  591. }
  592. }
  593. return 0;
  594. }
  595. /*
  596. * Add IP to be added to todo list. If there is already an "add todo"
  597. * in this list we just incremenent the reference count.
  598. * Returns 0 if we just incremented reference count.
  599. */
  600. static int
  601. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  602. {
  603. struct qeth_ipaddr *tmp, *t;
  604. int found = 0;
  605. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  606. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  607. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  608. return 0;
  609. if (card->options.layer2) {
  610. if ((tmp->type == addr->type) &&
  611. (tmp->is_multicast == addr->is_multicast) &&
  612. (memcmp(&tmp->mac, &addr->mac,
  613. OSA_ADDR_LEN) == 0)) {
  614. found = 1;
  615. break;
  616. }
  617. continue;
  618. }
  619. if ((tmp->proto == QETH_PROT_IPV4) &&
  620. (addr->proto == QETH_PROT_IPV4) &&
  621. (tmp->type == addr->type) &&
  622. (tmp->is_multicast == addr->is_multicast) &&
  623. (tmp->u.a4.addr == addr->u.a4.addr) &&
  624. (tmp->u.a4.mask == addr->u.a4.mask)) {
  625. found = 1;
  626. break;
  627. }
  628. if ((tmp->proto == QETH_PROT_IPV6) &&
  629. (addr->proto == QETH_PROT_IPV6) &&
  630. (tmp->type == addr->type) &&
  631. (tmp->is_multicast == addr->is_multicast) &&
  632. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  633. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  634. sizeof(struct in6_addr)) == 0)) {
  635. found = 1;
  636. break;
  637. }
  638. }
  639. if (found){
  640. if (addr->users != 0)
  641. tmp->users += addr->users;
  642. else
  643. tmp->users += add? 1:-1;
  644. if (tmp->users == 0) {
  645. list_del(&tmp->entry);
  646. kfree(tmp);
  647. }
  648. return 0;
  649. } else {
  650. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  651. list_add(&addr->entry, card->ip_tbd_list);
  652. else {
  653. if (addr->users == 0)
  654. addr->users += add? 1:-1;
  655. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  656. qeth_is_addr_covered_by_ipato(card, addr)){
  657. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  658. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  659. }
  660. list_add_tail(&addr->entry, card->ip_tbd_list);
  661. }
  662. return 1;
  663. }
  664. }
  665. /**
  666. * Remove IP address from list
  667. */
  668. static int
  669. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  670. {
  671. unsigned long flags;
  672. int rc = 0;
  673. QETH_DBF_TEXT(trace, 4, "delip");
  674. if (card->options.layer2)
  675. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  676. else if (addr->proto == QETH_PROT_IPV4)
  677. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  678. else {
  679. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  680. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  681. }
  682. spin_lock_irqsave(&card->ip_lock, flags);
  683. rc = __qeth_insert_ip_todo(card, addr, 0);
  684. spin_unlock_irqrestore(&card->ip_lock, flags);
  685. return rc;
  686. }
  687. static int
  688. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  689. {
  690. unsigned long flags;
  691. int rc = 0;
  692. QETH_DBF_TEXT(trace, 4, "addip");
  693. if (card->options.layer2)
  694. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  695. else if (addr->proto == QETH_PROT_IPV4)
  696. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  697. else {
  698. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  699. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  700. }
  701. spin_lock_irqsave(&card->ip_lock, flags);
  702. rc = __qeth_insert_ip_todo(card, addr, 1);
  703. spin_unlock_irqrestore(&card->ip_lock, flags);
  704. return rc;
  705. }
  706. static inline void
  707. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  708. {
  709. struct qeth_ipaddr *addr, *tmp;
  710. int rc;
  711. again:
  712. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  713. if (addr->is_multicast) {
  714. spin_unlock_irqrestore(&card->ip_lock, *flags);
  715. rc = qeth_deregister_addr_entry(card, addr);
  716. spin_lock_irqsave(&card->ip_lock, *flags);
  717. if (!rc) {
  718. list_del(&addr->entry);
  719. kfree(addr);
  720. goto again;
  721. }
  722. }
  723. }
  724. }
  725. static void
  726. qeth_set_ip_addr_list(struct qeth_card *card)
  727. {
  728. struct list_head *tbd_list;
  729. struct qeth_ipaddr *todo, *addr;
  730. unsigned long flags;
  731. int rc;
  732. QETH_DBF_TEXT(trace, 2, "sdiplist");
  733. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  734. spin_lock_irqsave(&card->ip_lock, flags);
  735. tbd_list = card->ip_tbd_list;
  736. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  737. if (!card->ip_tbd_list) {
  738. QETH_DBF_TEXT(trace, 0, "silnomem");
  739. card->ip_tbd_list = tbd_list;
  740. spin_unlock_irqrestore(&card->ip_lock, flags);
  741. return;
  742. } else
  743. INIT_LIST_HEAD(card->ip_tbd_list);
  744. while (!list_empty(tbd_list)){
  745. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  746. list_del(&todo->entry);
  747. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  748. __qeth_delete_all_mc(card, &flags);
  749. kfree(todo);
  750. continue;
  751. }
  752. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  753. if (rc == 0) {
  754. /* nothing to be done; only adjusted refcount */
  755. kfree(todo);
  756. } else if (rc == 1) {
  757. /* new entry to be added to on-card list */
  758. spin_unlock_irqrestore(&card->ip_lock, flags);
  759. rc = qeth_register_addr_entry(card, todo);
  760. spin_lock_irqsave(&card->ip_lock, flags);
  761. if (!rc)
  762. list_add_tail(&todo->entry, &card->ip_list);
  763. else
  764. kfree(todo);
  765. } else if (rc == -1) {
  766. /* on-card entry to be removed */
  767. list_del_init(&addr->entry);
  768. spin_unlock_irqrestore(&card->ip_lock, flags);
  769. rc = qeth_deregister_addr_entry(card, addr);
  770. spin_lock_irqsave(&card->ip_lock, flags);
  771. if (!rc)
  772. kfree(addr);
  773. else
  774. list_add_tail(&addr->entry, &card->ip_list);
  775. kfree(todo);
  776. }
  777. }
  778. spin_unlock_irqrestore(&card->ip_lock, flags);
  779. kfree(tbd_list);
  780. }
  781. static void qeth_delete_mc_addresses(struct qeth_card *);
  782. static void qeth_add_multicast_ipv4(struct qeth_card *);
  783. static void qeth_layer2_add_multicast(struct qeth_card *);
  784. #ifdef CONFIG_QETH_IPV6
  785. static void qeth_add_multicast_ipv6(struct qeth_card *);
  786. #endif
  787. static inline int
  788. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  789. {
  790. unsigned long flags;
  791. spin_lock_irqsave(&card->thread_mask_lock, flags);
  792. if ( !(card->thread_allowed_mask & thread) ||
  793. (card->thread_start_mask & thread) ) {
  794. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  795. return -EPERM;
  796. }
  797. card->thread_start_mask |= thread;
  798. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  799. return 0;
  800. }
  801. static void
  802. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  803. {
  804. unsigned long flags;
  805. spin_lock_irqsave(&card->thread_mask_lock, flags);
  806. card->thread_start_mask &= ~thread;
  807. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  808. wake_up(&card->wait_q);
  809. }
  810. static void
  811. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  812. {
  813. unsigned long flags;
  814. spin_lock_irqsave(&card->thread_mask_lock, flags);
  815. card->thread_running_mask &= ~thread;
  816. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  817. wake_up(&card->wait_q);
  818. }
  819. static inline int
  820. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  821. {
  822. unsigned long flags;
  823. int rc = 0;
  824. spin_lock_irqsave(&card->thread_mask_lock, flags);
  825. if (card->thread_start_mask & thread){
  826. if ((card->thread_allowed_mask & thread) &&
  827. !(card->thread_running_mask & thread)){
  828. rc = 1;
  829. card->thread_start_mask &= ~thread;
  830. card->thread_running_mask |= thread;
  831. } else
  832. rc = -EPERM;
  833. }
  834. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  835. return rc;
  836. }
  837. static int
  838. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  839. {
  840. int rc = 0;
  841. wait_event(card->wait_q,
  842. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  843. return rc;
  844. }
  845. static int
  846. qeth_register_ip_addresses(void *ptr)
  847. {
  848. struct qeth_card *card;
  849. card = (struct qeth_card *) ptr;
  850. daemonize("qeth_reg_ip");
  851. QETH_DBF_TEXT(trace,4,"regipth1");
  852. if (!qeth_do_run_thread(card, QETH_SET_IP_THREAD))
  853. return 0;
  854. QETH_DBF_TEXT(trace,4,"regipth2");
  855. qeth_set_ip_addr_list(card);
  856. qeth_clear_thread_running_bit(card, QETH_SET_IP_THREAD);
  857. return 0;
  858. }
  859. /*
  860. * Drive the SET_PROMISC_MODE thread
  861. */
  862. static int
  863. qeth_set_promisc_mode(void *ptr)
  864. {
  865. struct qeth_card *card = (struct qeth_card *) ptr;
  866. daemonize("qeth_setprm");
  867. QETH_DBF_TEXT(trace,4,"setprm1");
  868. if (!qeth_do_run_thread(card, QETH_SET_PROMISC_MODE_THREAD))
  869. return 0;
  870. QETH_DBF_TEXT(trace,4,"setprm2");
  871. qeth_setadp_promisc_mode(card);
  872. qeth_clear_thread_running_bit(card, QETH_SET_PROMISC_MODE_THREAD);
  873. return 0;
  874. }
  875. static int
  876. qeth_recover(void *ptr)
  877. {
  878. struct qeth_card *card;
  879. int rc = 0;
  880. card = (struct qeth_card *) ptr;
  881. daemonize("qeth_recover");
  882. QETH_DBF_TEXT(trace,2,"recover1");
  883. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  884. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  885. return 0;
  886. QETH_DBF_TEXT(trace,2,"recover2");
  887. PRINT_WARN("Recovery of device %s started ...\n",
  888. CARD_BUS_ID(card));
  889. card->use_hard_stop = 1;
  890. __qeth_set_offline(card->gdev,1);
  891. rc = __qeth_set_online(card->gdev,1);
  892. if (!rc)
  893. PRINT_INFO("Device %s successfully recovered!\n",
  894. CARD_BUS_ID(card));
  895. else
  896. PRINT_INFO("Device %s could not be recovered!\n",
  897. CARD_BUS_ID(card));
  898. /* don't run another scheduled recovery */
  899. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  900. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  901. return 0;
  902. }
  903. void
  904. qeth_schedule_recovery(struct qeth_card *card)
  905. {
  906. QETH_DBF_TEXT(trace,2,"startrec");
  907. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  908. schedule_work(&card->kernel_thread_starter);
  909. }
  910. static int
  911. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  912. {
  913. unsigned long flags;
  914. int rc = 0;
  915. spin_lock_irqsave(&card->thread_mask_lock, flags);
  916. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  917. (u8) card->thread_start_mask,
  918. (u8) card->thread_allowed_mask,
  919. (u8) card->thread_running_mask);
  920. rc = (card->thread_start_mask & thread);
  921. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  922. return rc;
  923. }
  924. static void
  925. qeth_start_kernel_thread(struct qeth_card *card)
  926. {
  927. QETH_DBF_TEXT(trace , 2, "strthrd");
  928. if (card->read.state != CH_STATE_UP &&
  929. card->write.state != CH_STATE_UP)
  930. return;
  931. if (qeth_do_start_thread(card, QETH_SET_IP_THREAD))
  932. kernel_thread(qeth_register_ip_addresses, (void *)card,SIGCHLD);
  933. if (qeth_do_start_thread(card, QETH_SET_PROMISC_MODE_THREAD))
  934. kernel_thread(qeth_set_promisc_mode, (void *)card, SIGCHLD);
  935. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  936. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  937. }
  938. static void
  939. qeth_set_intial_options(struct qeth_card *card)
  940. {
  941. card->options.route4.type = NO_ROUTER;
  942. #ifdef CONFIG_QETH_IPV6
  943. card->options.route6.type = NO_ROUTER;
  944. #endif /* QETH_IPV6 */
  945. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  946. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  947. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  948. card->options.fake_broadcast = 0;
  949. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  950. card->options.fake_ll = 0;
  951. if (card->info.type == QETH_CARD_TYPE_OSN)
  952. card->options.layer2 = 1;
  953. else
  954. card->options.layer2 = 0;
  955. }
  956. /**
  957. * initialize channels ,card and all state machines
  958. */
  959. static int
  960. qeth_setup_card(struct qeth_card *card)
  961. {
  962. QETH_DBF_TEXT(setup, 2, "setupcrd");
  963. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  964. card->read.state = CH_STATE_DOWN;
  965. card->write.state = CH_STATE_DOWN;
  966. card->data.state = CH_STATE_DOWN;
  967. card->state = CARD_STATE_DOWN;
  968. card->lan_online = 0;
  969. card->use_hard_stop = 0;
  970. card->dev = NULL;
  971. #ifdef CONFIG_QETH_VLAN
  972. spin_lock_init(&card->vlanlock);
  973. card->vlangrp = NULL;
  974. #endif
  975. spin_lock_init(&card->lock);
  976. spin_lock_init(&card->ip_lock);
  977. spin_lock_init(&card->thread_mask_lock);
  978. card->thread_start_mask = 0;
  979. card->thread_allowed_mask = 0;
  980. card->thread_running_mask = 0;
  981. INIT_WORK(&card->kernel_thread_starter,
  982. (void *)qeth_start_kernel_thread,card);
  983. INIT_LIST_HEAD(&card->ip_list);
  984. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  985. if (!card->ip_tbd_list) {
  986. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  987. return -ENOMEM;
  988. }
  989. INIT_LIST_HEAD(card->ip_tbd_list);
  990. INIT_LIST_HEAD(&card->cmd_waiter_list);
  991. init_waitqueue_head(&card->wait_q);
  992. /* intial options */
  993. qeth_set_intial_options(card);
  994. /* IP address takeover */
  995. INIT_LIST_HEAD(&card->ipato.entries);
  996. card->ipato.enabled = 0;
  997. card->ipato.invert4 = 0;
  998. card->ipato.invert6 = 0;
  999. /* init QDIO stuff */
  1000. qeth_init_qdio_info(card);
  1001. return 0;
  1002. }
  1003. static int
  1004. is_1920_device (struct qeth_card *card)
  1005. {
  1006. int single_queue = 0;
  1007. struct ccw_device *ccwdev;
  1008. struct channelPath_dsc {
  1009. u8 flags;
  1010. u8 lsn;
  1011. u8 desc;
  1012. u8 chpid;
  1013. u8 swla;
  1014. u8 zeroes;
  1015. u8 chla;
  1016. u8 chpp;
  1017. } *chp_dsc;
  1018. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1019. ccwdev = card->data.ccwdev;
  1020. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1021. if (chp_dsc != NULL) {
  1022. /* CHPP field bit 6 == 1 -> single queue */
  1023. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1024. kfree(chp_dsc);
  1025. }
  1026. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1027. return single_queue;
  1028. }
  1029. static int
  1030. qeth_determine_card_type(struct qeth_card *card)
  1031. {
  1032. int i = 0;
  1033. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1034. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1035. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1036. while (known_devices[i][4]) {
  1037. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1038. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1039. card->info.type = known_devices[i][4];
  1040. card->qdio.no_out_queues = known_devices[i][8];
  1041. card->info.is_multicast_different = known_devices[i][9];
  1042. if (is_1920_device(card)) {
  1043. PRINT_INFO("Priority Queueing not able "
  1044. "due to hardware limitations!\n");
  1045. card->qdio.no_out_queues = 1;
  1046. card->qdio.default_out_queue = 0;
  1047. }
  1048. return 0;
  1049. }
  1050. i++;
  1051. }
  1052. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1053. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1054. return -ENOENT;
  1055. }
  1056. static int
  1057. qeth_probe_device(struct ccwgroup_device *gdev)
  1058. {
  1059. struct qeth_card *card;
  1060. struct device *dev;
  1061. unsigned long flags;
  1062. int rc;
  1063. QETH_DBF_TEXT(setup, 2, "probedev");
  1064. dev = &gdev->dev;
  1065. if (!get_device(dev))
  1066. return -ENODEV;
  1067. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1068. card = qeth_alloc_card();
  1069. if (!card) {
  1070. put_device(dev);
  1071. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1072. return -ENOMEM;
  1073. }
  1074. card->read.ccwdev = gdev->cdev[0];
  1075. card->write.ccwdev = gdev->cdev[1];
  1076. card->data.ccwdev = gdev->cdev[2];
  1077. gdev->dev.driver_data = card;
  1078. card->gdev = gdev;
  1079. gdev->cdev[0]->handler = qeth_irq;
  1080. gdev->cdev[1]->handler = qeth_irq;
  1081. gdev->cdev[2]->handler = qeth_irq;
  1082. if ((rc = qeth_determine_card_type(card))){
  1083. PRINT_WARN("%s: not a valid card type\n", __func__);
  1084. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1085. put_device(dev);
  1086. qeth_free_card(card);
  1087. return rc;
  1088. }
  1089. if ((rc = qeth_setup_card(card))){
  1090. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1091. put_device(dev);
  1092. qeth_free_card(card);
  1093. return rc;
  1094. }
  1095. rc = qeth_create_device_attributes(dev);
  1096. if (rc) {
  1097. put_device(dev);
  1098. qeth_free_card(card);
  1099. return rc;
  1100. }
  1101. /* insert into our internal list */
  1102. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1103. list_add_tail(&card->list, &qeth_card_list.list);
  1104. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1105. return rc;
  1106. }
  1107. static int
  1108. qeth_get_unitaddr(struct qeth_card *card)
  1109. {
  1110. int length;
  1111. char *prcd;
  1112. int rc;
  1113. QETH_DBF_TEXT(setup, 2, "getunit");
  1114. rc = read_conf_data(CARD_DDEV(card), (void **) &prcd, &length);
  1115. if (rc) {
  1116. PRINT_ERR("read_conf_data for device %s returned %i\n",
  1117. CARD_DDEV_ID(card), rc);
  1118. return rc;
  1119. }
  1120. card->info.chpid = prcd[30];
  1121. card->info.unit_addr2 = prcd[31];
  1122. card->info.cula = prcd[63];
  1123. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1124. (prcd[0x11] == _ascebc['M']));
  1125. return 0;
  1126. }
  1127. static void
  1128. qeth_init_tokens(struct qeth_card *card)
  1129. {
  1130. card->token.issuer_rm_w = 0x00010103UL;
  1131. card->token.cm_filter_w = 0x00010108UL;
  1132. card->token.cm_connection_w = 0x0001010aUL;
  1133. card->token.ulp_filter_w = 0x0001010bUL;
  1134. card->token.ulp_connection_w = 0x0001010dUL;
  1135. }
  1136. static inline __u16
  1137. raw_devno_from_bus_id(char *id)
  1138. {
  1139. id += (strlen(id) - 4);
  1140. return (__u16) simple_strtoul(id, &id, 16);
  1141. }
  1142. /**
  1143. * setup channel
  1144. */
  1145. static void
  1146. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1147. {
  1148. struct qeth_card *card;
  1149. QETH_DBF_TEXT(trace, 4, "setupccw");
  1150. card = CARD_FROM_CDEV(channel->ccwdev);
  1151. if (channel == &card->read)
  1152. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1153. else
  1154. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1155. channel->ccw.count = len;
  1156. channel->ccw.cda = (__u32) __pa(iob);
  1157. }
  1158. /**
  1159. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1160. */
  1161. static struct qeth_cmd_buffer *
  1162. __qeth_get_buffer(struct qeth_channel *channel)
  1163. {
  1164. __u8 index;
  1165. QETH_DBF_TEXT(trace, 6, "getbuff");
  1166. index = channel->io_buf_no;
  1167. do {
  1168. if (channel->iob[index].state == BUF_STATE_FREE) {
  1169. channel->iob[index].state = BUF_STATE_LOCKED;
  1170. channel->io_buf_no = (channel->io_buf_no + 1) %
  1171. QETH_CMD_BUFFER_NO;
  1172. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1173. return channel->iob + index;
  1174. }
  1175. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1176. } while(index != channel->io_buf_no);
  1177. return NULL;
  1178. }
  1179. /**
  1180. * release command buffer
  1181. */
  1182. static void
  1183. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1184. {
  1185. unsigned long flags;
  1186. QETH_DBF_TEXT(trace, 6, "relbuff");
  1187. spin_lock_irqsave(&channel->iob_lock, flags);
  1188. memset(iob->data, 0, QETH_BUFSIZE);
  1189. iob->state = BUF_STATE_FREE;
  1190. iob->callback = qeth_send_control_data_cb;
  1191. iob->rc = 0;
  1192. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1193. }
  1194. static struct qeth_cmd_buffer *
  1195. qeth_get_buffer(struct qeth_channel *channel)
  1196. {
  1197. struct qeth_cmd_buffer *buffer = NULL;
  1198. unsigned long flags;
  1199. spin_lock_irqsave(&channel->iob_lock, flags);
  1200. buffer = __qeth_get_buffer(channel);
  1201. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1202. return buffer;
  1203. }
  1204. static struct qeth_cmd_buffer *
  1205. qeth_wait_for_buffer(struct qeth_channel *channel)
  1206. {
  1207. struct qeth_cmd_buffer *buffer;
  1208. wait_event(channel->wait_q,
  1209. ((buffer = qeth_get_buffer(channel)) != NULL));
  1210. return buffer;
  1211. }
  1212. static void
  1213. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1214. {
  1215. int cnt;
  1216. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1217. qeth_release_buffer(channel,&channel->iob[cnt]);
  1218. channel->buf_no = 0;
  1219. channel->io_buf_no = 0;
  1220. }
  1221. /**
  1222. * start IDX for read and write channel
  1223. */
  1224. static int
  1225. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1226. void (*idx_reply_cb)(struct qeth_channel *,
  1227. struct qeth_cmd_buffer *))
  1228. {
  1229. struct qeth_cmd_buffer *iob;
  1230. unsigned long flags;
  1231. int rc;
  1232. struct qeth_card *card;
  1233. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1234. card = CARD_FROM_CDEV(channel->ccwdev);
  1235. iob = qeth_get_buffer(channel);
  1236. iob->callback = idx_reply_cb;
  1237. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1238. channel->ccw.count = QETH_BUFSIZE;
  1239. channel->ccw.cda = (__u32) __pa(iob->data);
  1240. wait_event(card->wait_q,
  1241. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1242. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1243. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1244. rc = ccw_device_start(channel->ccwdev,
  1245. &channel->ccw,(addr_t) iob, 0, 0);
  1246. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1247. if (rc) {
  1248. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1249. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1250. atomic_set(&channel->irq_pending, 0);
  1251. wake_up(&card->wait_q);
  1252. return rc;
  1253. }
  1254. rc = wait_event_interruptible_timeout(card->wait_q,
  1255. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1256. if (rc == -ERESTARTSYS)
  1257. return rc;
  1258. if (channel->state != CH_STATE_UP){
  1259. rc = -ETIME;
  1260. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1261. qeth_clear_cmd_buffers(channel);
  1262. } else
  1263. rc = 0;
  1264. return rc;
  1265. }
  1266. static int
  1267. qeth_idx_activate_channel(struct qeth_channel *channel,
  1268. void (*idx_reply_cb)(struct qeth_channel *,
  1269. struct qeth_cmd_buffer *))
  1270. {
  1271. struct qeth_card *card;
  1272. struct qeth_cmd_buffer *iob;
  1273. unsigned long flags;
  1274. __u16 temp;
  1275. int rc;
  1276. card = CARD_FROM_CDEV(channel->ccwdev);
  1277. QETH_DBF_TEXT(setup, 2, "idxactch");
  1278. iob = qeth_get_buffer(channel);
  1279. iob->callback = idx_reply_cb;
  1280. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1281. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1282. channel->ccw.cda = (__u32) __pa(iob->data);
  1283. if (channel == &card->write) {
  1284. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1285. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1286. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1287. card->seqno.trans_hdr++;
  1288. } else {
  1289. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1290. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1291. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1292. }
  1293. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1294. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1295. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1296. &card->info.func_level,sizeof(__u16));
  1297. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1298. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1299. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1300. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1301. wait_event(card->wait_q,
  1302. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1303. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1304. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1305. rc = ccw_device_start(channel->ccwdev,
  1306. &channel->ccw,(addr_t) iob, 0, 0);
  1307. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1308. if (rc) {
  1309. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1310. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1311. atomic_set(&channel->irq_pending, 0);
  1312. wake_up(&card->wait_q);
  1313. return rc;
  1314. }
  1315. rc = wait_event_interruptible_timeout(card->wait_q,
  1316. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1317. if (rc == -ERESTARTSYS)
  1318. return rc;
  1319. if (channel->state != CH_STATE_ACTIVATING) {
  1320. PRINT_WARN("qeth: IDX activate timed out!\n");
  1321. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1322. qeth_clear_cmd_buffers(channel);
  1323. return -ETIME;
  1324. }
  1325. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1326. }
  1327. static int
  1328. qeth_peer_func_level(int level)
  1329. {
  1330. if ((level & 0xff) == 8)
  1331. return (level & 0xff) + 0x400;
  1332. if (((level >> 8) & 3) == 1)
  1333. return (level & 0xff) + 0x200;
  1334. return level;
  1335. }
  1336. static void
  1337. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1338. {
  1339. struct qeth_card *card;
  1340. __u16 temp;
  1341. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1342. if (channel->state == CH_STATE_DOWN) {
  1343. channel->state = CH_STATE_ACTIVATING;
  1344. goto out;
  1345. }
  1346. card = CARD_FROM_CDEV(channel->ccwdev);
  1347. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1348. PRINT_ERR("IDX_ACTIVATE on write channel device %s: negative "
  1349. "reply\n", CARD_WDEV_ID(card));
  1350. goto out;
  1351. }
  1352. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1353. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1354. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1355. "function level mismatch "
  1356. "(sent: 0x%x, received: 0x%x)\n",
  1357. CARD_WDEV_ID(card), card->info.func_level, temp);
  1358. goto out;
  1359. }
  1360. channel->state = CH_STATE_UP;
  1361. out:
  1362. qeth_release_buffer(channel, iob);
  1363. }
  1364. static int
  1365. qeth_check_idx_response(unsigned char *buffer)
  1366. {
  1367. if (!buffer)
  1368. return 0;
  1369. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1370. if ((buffer[2] & 0xc0) == 0xc0) {
  1371. PRINT_WARN("received an IDX TERMINATE "
  1372. "with cause code 0x%02x%s\n",
  1373. buffer[4],
  1374. ((buffer[4] == 0x22) ?
  1375. " -- try another portname" : ""));
  1376. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1377. QETH_DBF_TEXT(trace, 2, " idxterm");
  1378. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1379. return -EIO;
  1380. }
  1381. return 0;
  1382. }
  1383. static void
  1384. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1385. {
  1386. struct qeth_card *card;
  1387. __u16 temp;
  1388. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1389. if (channel->state == CH_STATE_DOWN) {
  1390. channel->state = CH_STATE_ACTIVATING;
  1391. goto out;
  1392. }
  1393. card = CARD_FROM_CDEV(channel->ccwdev);
  1394. if (qeth_check_idx_response(iob->data)) {
  1395. goto out;
  1396. }
  1397. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1398. PRINT_ERR("IDX_ACTIVATE on read channel device %s: negative "
  1399. "reply\n", CARD_RDEV_ID(card));
  1400. goto out;
  1401. }
  1402. /**
  1403. * temporary fix for microcode bug
  1404. * to revert it,replace OR by AND
  1405. */
  1406. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1407. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1408. card->info.portname_required = 1;
  1409. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1410. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1411. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1412. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1413. CARD_RDEV_ID(card), card->info.func_level, temp);
  1414. goto out;
  1415. }
  1416. memcpy(&card->token.issuer_rm_r,
  1417. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1418. QETH_MPC_TOKEN_LENGTH);
  1419. memcpy(&card->info.mcl_level[0],
  1420. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1421. channel->state = CH_STATE_UP;
  1422. out:
  1423. qeth_release_buffer(channel,iob);
  1424. }
  1425. static int
  1426. qeth_issue_next_read(struct qeth_card *card)
  1427. {
  1428. int rc;
  1429. struct qeth_cmd_buffer *iob;
  1430. QETH_DBF_TEXT(trace,5,"issnxrd");
  1431. if (card->read.state != CH_STATE_UP)
  1432. return -EIO;
  1433. iob = qeth_get_buffer(&card->read);
  1434. if (!iob) {
  1435. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1436. return -ENOMEM;
  1437. }
  1438. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1439. wait_event(card->wait_q,
  1440. atomic_cmpxchg(&card->read.irq_pending, 0, 1) == 0);
  1441. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1442. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1443. (addr_t) iob, 0, 0);
  1444. if (rc) {
  1445. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1446. atomic_set(&card->read.irq_pending, 0);
  1447. qeth_schedule_recovery(card);
  1448. wake_up(&card->wait_q);
  1449. }
  1450. return rc;
  1451. }
  1452. static struct qeth_reply *
  1453. qeth_alloc_reply(struct qeth_card *card)
  1454. {
  1455. struct qeth_reply *reply;
  1456. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1457. if (reply){
  1458. atomic_set(&reply->refcnt, 1);
  1459. reply->card = card;
  1460. };
  1461. return reply;
  1462. }
  1463. static void
  1464. qeth_get_reply(struct qeth_reply *reply)
  1465. {
  1466. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1467. atomic_inc(&reply->refcnt);
  1468. }
  1469. static void
  1470. qeth_put_reply(struct qeth_reply *reply)
  1471. {
  1472. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1473. if (atomic_dec_and_test(&reply->refcnt))
  1474. kfree(reply);
  1475. }
  1476. static void
  1477. qeth_cmd_timeout(unsigned long data)
  1478. {
  1479. struct qeth_reply *reply, *list_reply, *r;
  1480. unsigned long flags;
  1481. reply = (struct qeth_reply *) data;
  1482. spin_lock_irqsave(&reply->card->lock, flags);
  1483. list_for_each_entry_safe(list_reply, r,
  1484. &reply->card->cmd_waiter_list, list) {
  1485. if (reply == list_reply){
  1486. qeth_get_reply(reply);
  1487. list_del_init(&reply->list);
  1488. spin_unlock_irqrestore(&reply->card->lock, flags);
  1489. reply->rc = -ETIME;
  1490. reply->received = 1;
  1491. wake_up(&reply->wait_q);
  1492. qeth_put_reply(reply);
  1493. return;
  1494. }
  1495. }
  1496. spin_unlock_irqrestore(&reply->card->lock, flags);
  1497. }
  1498. static struct qeth_ipa_cmd *
  1499. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1500. {
  1501. struct qeth_ipa_cmd *cmd = NULL;
  1502. QETH_DBF_TEXT(trace,5,"chkipad");
  1503. if (IS_IPA(iob->data)){
  1504. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1505. if (IS_IPA_REPLY(cmd))
  1506. return cmd;
  1507. else {
  1508. switch (cmd->hdr.command) {
  1509. case IPA_CMD_STOPLAN:
  1510. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1511. "there is a network problem or "
  1512. "someone pulled the cable or "
  1513. "disabled the port.\n",
  1514. QETH_CARD_IFNAME(card),
  1515. card->info.chpid);
  1516. card->lan_online = 0;
  1517. if (card->dev && netif_carrier_ok(card->dev))
  1518. netif_carrier_off(card->dev);
  1519. return NULL;
  1520. case IPA_CMD_STARTLAN:
  1521. PRINT_INFO("Link reestablished on %s "
  1522. "(CHPID 0x%X). Scheduling "
  1523. "IP address reset.\n",
  1524. QETH_CARD_IFNAME(card),
  1525. card->info.chpid);
  1526. qeth_schedule_recovery(card);
  1527. return NULL;
  1528. case IPA_CMD_MODCCID:
  1529. return cmd;
  1530. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1531. QETH_DBF_TEXT(trace,3, "irla");
  1532. break;
  1533. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1534. QETH_DBF_TEXT(trace,3, "urla");
  1535. break;
  1536. default:
  1537. PRINT_WARN("Received data is IPA "
  1538. "but not a reply!\n");
  1539. break;
  1540. }
  1541. }
  1542. }
  1543. return cmd;
  1544. }
  1545. /**
  1546. * wake all waiting ipa commands
  1547. */
  1548. static void
  1549. qeth_clear_ipacmd_list(struct qeth_card *card)
  1550. {
  1551. struct qeth_reply *reply, *r;
  1552. unsigned long flags;
  1553. QETH_DBF_TEXT(trace, 4, "clipalst");
  1554. spin_lock_irqsave(&card->lock, flags);
  1555. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1556. qeth_get_reply(reply);
  1557. reply->rc = -EIO;
  1558. reply->received = 1;
  1559. list_del_init(&reply->list);
  1560. wake_up(&reply->wait_q);
  1561. qeth_put_reply(reply);
  1562. }
  1563. spin_unlock_irqrestore(&card->lock, flags);
  1564. }
  1565. static void
  1566. qeth_send_control_data_cb(struct qeth_channel *channel,
  1567. struct qeth_cmd_buffer *iob)
  1568. {
  1569. struct qeth_card *card;
  1570. struct qeth_reply *reply, *r;
  1571. struct qeth_ipa_cmd *cmd;
  1572. unsigned long flags;
  1573. int keep_reply;
  1574. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1575. card = CARD_FROM_CDEV(channel->ccwdev);
  1576. if (qeth_check_idx_response(iob->data)) {
  1577. qeth_clear_ipacmd_list(card);
  1578. qeth_schedule_recovery(card);
  1579. goto out;
  1580. }
  1581. cmd = qeth_check_ipa_data(card, iob);
  1582. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1583. goto out;
  1584. /*in case of OSN : check if cmd is set */
  1585. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1586. cmd &&
  1587. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1588. card->osn_info.assist_cb != NULL) {
  1589. card->osn_info.assist_cb(card->dev, cmd);
  1590. goto out;
  1591. }
  1592. spin_lock_irqsave(&card->lock, flags);
  1593. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1594. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1595. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1596. qeth_get_reply(reply);
  1597. list_del_init(&reply->list);
  1598. spin_unlock_irqrestore(&card->lock, flags);
  1599. keep_reply = 0;
  1600. if (reply->callback != NULL) {
  1601. if (cmd) {
  1602. reply->offset = (__u16)((char*)cmd -
  1603. (char *)iob->data);
  1604. keep_reply = reply->callback(card,
  1605. reply,
  1606. (unsigned long)cmd);
  1607. } else
  1608. keep_reply = reply->callback(card,
  1609. reply,
  1610. (unsigned long)iob);
  1611. }
  1612. if (cmd)
  1613. reply->rc = (u16) cmd->hdr.return_code;
  1614. else if (iob->rc)
  1615. reply->rc = iob->rc;
  1616. if (keep_reply) {
  1617. spin_lock_irqsave(&card->lock, flags);
  1618. list_add_tail(&reply->list,
  1619. &card->cmd_waiter_list);
  1620. spin_unlock_irqrestore(&card->lock, flags);
  1621. } else {
  1622. reply->received = 1;
  1623. wake_up(&reply->wait_q);
  1624. }
  1625. qeth_put_reply(reply);
  1626. goto out;
  1627. }
  1628. }
  1629. spin_unlock_irqrestore(&card->lock, flags);
  1630. out:
  1631. memcpy(&card->seqno.pdu_hdr_ack,
  1632. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1633. QETH_SEQ_NO_LENGTH);
  1634. qeth_release_buffer(channel,iob);
  1635. }
  1636. static inline void
  1637. qeth_prepare_control_data(struct qeth_card *card, int len,
  1638. struct qeth_cmd_buffer *iob)
  1639. {
  1640. qeth_setup_ccw(&card->write,iob->data,len);
  1641. iob->callback = qeth_release_buffer;
  1642. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1643. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1644. card->seqno.trans_hdr++;
  1645. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1646. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1647. card->seqno.pdu_hdr++;
  1648. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1649. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1650. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1651. }
  1652. static int
  1653. qeth_send_control_data(struct qeth_card *card, int len,
  1654. struct qeth_cmd_buffer *iob,
  1655. int (*reply_cb)
  1656. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1657. void *reply_param)
  1658. {
  1659. int rc;
  1660. unsigned long flags;
  1661. struct qeth_reply *reply = NULL;
  1662. struct timer_list timer;
  1663. QETH_DBF_TEXT(trace, 2, "sendctl");
  1664. reply = qeth_alloc_reply(card);
  1665. if (!reply) {
  1666. PRINT_WARN("Could no alloc qeth_reply!\n");
  1667. return -ENOMEM;
  1668. }
  1669. reply->callback = reply_cb;
  1670. reply->param = reply_param;
  1671. if (card->state == CARD_STATE_DOWN)
  1672. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1673. else
  1674. reply->seqno = card->seqno.ipa++;
  1675. init_timer(&timer);
  1676. timer.function = qeth_cmd_timeout;
  1677. timer.data = (unsigned long) reply;
  1678. init_waitqueue_head(&reply->wait_q);
  1679. spin_lock_irqsave(&card->lock, flags);
  1680. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1681. spin_unlock_irqrestore(&card->lock, flags);
  1682. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1683. wait_event(card->wait_q,
  1684. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1685. qeth_prepare_control_data(card, len, iob);
  1686. if (IS_IPA(iob->data))
  1687. timer.expires = jiffies + QETH_IPA_TIMEOUT;
  1688. else
  1689. timer.expires = jiffies + QETH_TIMEOUT;
  1690. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1691. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1692. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1693. (addr_t) iob, 0, 0);
  1694. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1695. if (rc){
  1696. PRINT_WARN("qeth_send_control_data: "
  1697. "ccw_device_start rc = %i\n", rc);
  1698. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1699. spin_lock_irqsave(&card->lock, flags);
  1700. list_del_init(&reply->list);
  1701. qeth_put_reply(reply);
  1702. spin_unlock_irqrestore(&card->lock, flags);
  1703. qeth_release_buffer(iob->channel, iob);
  1704. atomic_set(&card->write.irq_pending, 0);
  1705. wake_up(&card->wait_q);
  1706. return rc;
  1707. }
  1708. add_timer(&timer);
  1709. wait_event(reply->wait_q, reply->received);
  1710. del_timer_sync(&timer);
  1711. rc = reply->rc;
  1712. qeth_put_reply(reply);
  1713. return rc;
  1714. }
  1715. static int
  1716. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1717. struct qeth_cmd_buffer *iob)
  1718. {
  1719. unsigned long flags;
  1720. int rc = 0;
  1721. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1722. wait_event(card->wait_q,
  1723. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1724. qeth_prepare_control_data(card, len, iob);
  1725. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1726. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1727. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1728. (addr_t) iob, 0, 0);
  1729. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1730. if (rc){
  1731. PRINT_WARN("qeth_osn_send_control_data: "
  1732. "ccw_device_start rc = %i\n", rc);
  1733. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1734. qeth_release_buffer(iob->channel, iob);
  1735. atomic_set(&card->write.irq_pending, 0);
  1736. wake_up(&card->wait_q);
  1737. }
  1738. return rc;
  1739. }
  1740. static inline void
  1741. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1742. char prot_type)
  1743. {
  1744. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1745. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1746. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1747. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1748. }
  1749. static int
  1750. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1751. int data_len)
  1752. {
  1753. u16 s1, s2;
  1754. QETH_DBF_TEXT(trace,4,"osndipa");
  1755. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1756. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1757. s2 = (u16)data_len;
  1758. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1759. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1760. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1761. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1762. return qeth_osn_send_control_data(card, s1, iob);
  1763. }
  1764. static int
  1765. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1766. int (*reply_cb)
  1767. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1768. void *reply_param)
  1769. {
  1770. int rc;
  1771. char prot_type;
  1772. QETH_DBF_TEXT(trace,4,"sendipa");
  1773. if (card->options.layer2)
  1774. if (card->info.type == QETH_CARD_TYPE_OSN)
  1775. prot_type = QETH_PROT_OSN2;
  1776. else
  1777. prot_type = QETH_PROT_LAYER2;
  1778. else
  1779. prot_type = QETH_PROT_TCPIP;
  1780. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1781. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1782. reply_cb, reply_param);
  1783. return rc;
  1784. }
  1785. static int
  1786. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1787. unsigned long data)
  1788. {
  1789. struct qeth_cmd_buffer *iob;
  1790. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1791. iob = (struct qeth_cmd_buffer *) data;
  1792. memcpy(&card->token.cm_filter_r,
  1793. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1794. QETH_MPC_TOKEN_LENGTH);
  1795. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1796. return 0;
  1797. }
  1798. static int
  1799. qeth_cm_enable(struct qeth_card *card)
  1800. {
  1801. int rc;
  1802. struct qeth_cmd_buffer *iob;
  1803. QETH_DBF_TEXT(setup,2,"cmenable");
  1804. iob = qeth_wait_for_buffer(&card->write);
  1805. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1806. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1807. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1808. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1809. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1810. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1811. qeth_cm_enable_cb, NULL);
  1812. return rc;
  1813. }
  1814. static int
  1815. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1816. unsigned long data)
  1817. {
  1818. struct qeth_cmd_buffer *iob;
  1819. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1820. iob = (struct qeth_cmd_buffer *) data;
  1821. memcpy(&card->token.cm_connection_r,
  1822. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1823. QETH_MPC_TOKEN_LENGTH);
  1824. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1825. return 0;
  1826. }
  1827. static int
  1828. qeth_cm_setup(struct qeth_card *card)
  1829. {
  1830. int rc;
  1831. struct qeth_cmd_buffer *iob;
  1832. QETH_DBF_TEXT(setup,2,"cmsetup");
  1833. iob = qeth_wait_for_buffer(&card->write);
  1834. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1835. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1836. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1837. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1838. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1839. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1840. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1841. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1842. qeth_cm_setup_cb, NULL);
  1843. return rc;
  1844. }
  1845. static int
  1846. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1847. unsigned long data)
  1848. {
  1849. __u16 mtu, framesize;
  1850. __u16 len;
  1851. __u8 link_type;
  1852. struct qeth_cmd_buffer *iob;
  1853. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1854. iob = (struct qeth_cmd_buffer *) data;
  1855. memcpy(&card->token.ulp_filter_r,
  1856. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1857. QETH_MPC_TOKEN_LENGTH);
  1858. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1859. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1860. mtu = qeth_get_mtu_outof_framesize(framesize);
  1861. if (!mtu) {
  1862. iob->rc = -EINVAL;
  1863. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1864. return 0;
  1865. }
  1866. card->info.max_mtu = mtu;
  1867. card->info.initial_mtu = mtu;
  1868. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1869. } else {
  1870. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1871. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1872. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1873. }
  1874. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1875. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1876. memcpy(&link_type,
  1877. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1878. card->info.link_type = link_type;
  1879. } else
  1880. card->info.link_type = 0;
  1881. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1882. return 0;
  1883. }
  1884. static int
  1885. qeth_ulp_enable(struct qeth_card *card)
  1886. {
  1887. int rc;
  1888. char prot_type;
  1889. struct qeth_cmd_buffer *iob;
  1890. /*FIXME: trace view callbacks*/
  1891. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1892. iob = qeth_wait_for_buffer(&card->write);
  1893. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1894. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1895. (__u8) card->info.portno;
  1896. if (card->options.layer2)
  1897. if (card->info.type == QETH_CARD_TYPE_OSN)
  1898. prot_type = QETH_PROT_OSN2;
  1899. else
  1900. prot_type = QETH_PROT_LAYER2;
  1901. else
  1902. prot_type = QETH_PROT_TCPIP;
  1903. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1904. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1905. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1906. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1907. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1908. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1909. card->info.portname, 9);
  1910. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1911. qeth_ulp_enable_cb, NULL);
  1912. return rc;
  1913. }
  1914. static inline __u16
  1915. __raw_devno_from_bus_id(char *id)
  1916. {
  1917. id += (strlen(id) - 4);
  1918. return (__u16) simple_strtoul(id, &id, 16);
  1919. }
  1920. static int
  1921. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1922. unsigned long data)
  1923. {
  1924. struct qeth_cmd_buffer *iob;
  1925. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1926. iob = (struct qeth_cmd_buffer *) data;
  1927. memcpy(&card->token.ulp_connection_r,
  1928. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1929. QETH_MPC_TOKEN_LENGTH);
  1930. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1931. return 0;
  1932. }
  1933. static int
  1934. qeth_ulp_setup(struct qeth_card *card)
  1935. {
  1936. int rc;
  1937. __u16 temp;
  1938. struct qeth_cmd_buffer *iob;
  1939. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1940. iob = qeth_wait_for_buffer(&card->write);
  1941. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1942. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1943. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1944. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1945. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1946. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1947. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1948. temp = __raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1949. memcpy(QETH_ULP_SETUP_CUA(iob->data), &temp, 2);
  1950. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1951. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1952. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1953. qeth_ulp_setup_cb, NULL);
  1954. return rc;
  1955. }
  1956. static inline int
  1957. qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  1958. unsigned int siga_error, const char *dbftext)
  1959. {
  1960. if (qdio_error || siga_error) {
  1961. QETH_DBF_TEXT(trace, 2, dbftext);
  1962. QETH_DBF_TEXT(qerr, 2, dbftext);
  1963. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1964. buf->element[15].flags & 0xff);
  1965. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  1966. buf->element[14].flags & 0xff);
  1967. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  1968. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  1969. return 1;
  1970. }
  1971. return 0;
  1972. }
  1973. static inline struct sk_buff *
  1974. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  1975. {
  1976. struct sk_buff* skb;
  1977. int add_len;
  1978. add_len = 0;
  1979. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  1980. add_len = sizeof(struct qeth_hdr);
  1981. #ifdef CONFIG_QETH_VLAN
  1982. else
  1983. add_len = VLAN_HLEN;
  1984. #endif
  1985. skb = dev_alloc_skb(length + add_len);
  1986. if (skb && add_len)
  1987. skb_reserve(skb, add_len);
  1988. return skb;
  1989. }
  1990. static inline struct sk_buff *
  1991. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  1992. struct qdio_buffer_element **__element, int *__offset,
  1993. struct qeth_hdr **hdr)
  1994. {
  1995. struct qdio_buffer_element *element = *__element;
  1996. int offset = *__offset;
  1997. struct sk_buff *skb = NULL;
  1998. int skb_len;
  1999. void *data_ptr;
  2000. int data_len;
  2001. QETH_DBF_TEXT(trace,6,"nextskb");
  2002. /* qeth_hdr must not cross element boundaries */
  2003. if (element->length < offset + sizeof(struct qeth_hdr)){
  2004. if (qeth_is_last_sbale(element))
  2005. return NULL;
  2006. element++;
  2007. offset = 0;
  2008. if (element->length < sizeof(struct qeth_hdr))
  2009. return NULL;
  2010. }
  2011. *hdr = element->addr + offset;
  2012. offset += sizeof(struct qeth_hdr);
  2013. if (card->options.layer2)
  2014. if (card->info.type == QETH_CARD_TYPE_OSN)
  2015. skb_len = (*hdr)->hdr.osn.pdu_length;
  2016. else
  2017. skb_len = (*hdr)->hdr.l2.pkt_length;
  2018. else
  2019. skb_len = (*hdr)->hdr.l3.length;
  2020. if (!skb_len)
  2021. return NULL;
  2022. if (card->options.fake_ll){
  2023. if(card->dev->type == ARPHRD_IEEE802_TR){
  2024. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_TR, *hdr)))
  2025. goto no_mem;
  2026. skb_reserve(skb,QETH_FAKE_LL_LEN_TR);
  2027. } else {
  2028. if (!(skb = qeth_get_skb(skb_len+QETH_FAKE_LL_LEN_ETH, *hdr)))
  2029. goto no_mem;
  2030. skb_reserve(skb,QETH_FAKE_LL_LEN_ETH);
  2031. }
  2032. } else if (!(skb = qeth_get_skb(skb_len, *hdr)))
  2033. goto no_mem;
  2034. data_ptr = element->addr + offset;
  2035. while (skb_len) {
  2036. data_len = min(skb_len, (int)(element->length - offset));
  2037. if (data_len)
  2038. memcpy(skb_put(skb, data_len), data_ptr, data_len);
  2039. skb_len -= data_len;
  2040. if (skb_len){
  2041. if (qeth_is_last_sbale(element)){
  2042. QETH_DBF_TEXT(trace,4,"unexeob");
  2043. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2044. QETH_DBF_TEXT(qerr,2,"unexeob");
  2045. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2046. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2047. dev_kfree_skb_any(skb);
  2048. card->stats.rx_errors++;
  2049. return NULL;
  2050. }
  2051. element++;
  2052. offset = 0;
  2053. data_ptr = element->addr;
  2054. } else {
  2055. offset += data_len;
  2056. }
  2057. }
  2058. *__element = element;
  2059. *__offset = offset;
  2060. return skb;
  2061. no_mem:
  2062. if (net_ratelimit()){
  2063. PRINT_WARN("No memory for packet received on %s.\n",
  2064. QETH_CARD_IFNAME(card));
  2065. QETH_DBF_TEXT(trace,2,"noskbmem");
  2066. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2067. }
  2068. card->stats.rx_dropped++;
  2069. return NULL;
  2070. }
  2071. static inline __be16
  2072. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2073. {
  2074. struct qeth_card *card;
  2075. struct ethhdr *eth;
  2076. QETH_DBF_TEXT(trace,6,"typtrans");
  2077. card = (struct qeth_card *)dev->priv;
  2078. #ifdef CONFIG_TR
  2079. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2080. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2081. return tr_type_trans(skb,dev);
  2082. #endif /* CONFIG_TR */
  2083. skb->mac.raw = skb->data;
  2084. skb_pull(skb, ETH_HLEN );
  2085. eth = eth_hdr(skb);
  2086. if (*eth->h_dest & 1) {
  2087. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2088. skb->pkt_type = PACKET_BROADCAST;
  2089. else
  2090. skb->pkt_type = PACKET_MULTICAST;
  2091. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2092. skb->pkt_type = PACKET_OTHERHOST;
  2093. if (ntohs(eth->h_proto) >= 1536)
  2094. return eth->h_proto;
  2095. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2096. return htons(ETH_P_802_3);
  2097. return htons(ETH_P_802_2);
  2098. }
  2099. static inline void
  2100. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2101. struct qeth_hdr *hdr)
  2102. {
  2103. struct trh_hdr *fake_hdr;
  2104. struct trllc *fake_llc;
  2105. struct iphdr *ip_hdr;
  2106. QETH_DBF_TEXT(trace,5,"skbfktr");
  2107. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_TR;
  2108. /* this is a fake ethernet header */
  2109. fake_hdr = (struct trh_hdr *) skb->mac.raw;
  2110. /* the destination MAC address */
  2111. switch (skb->pkt_type){
  2112. case PACKET_MULTICAST:
  2113. switch (skb->protocol){
  2114. #ifdef CONFIG_QETH_IPV6
  2115. case __constant_htons(ETH_P_IPV6):
  2116. ndisc_mc_map((struct in6_addr *)
  2117. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2118. fake_hdr->daddr, card->dev, 0);
  2119. break;
  2120. #endif /* CONFIG_QETH_IPV6 */
  2121. case __constant_htons(ETH_P_IP):
  2122. ip_hdr = (struct iphdr *)skb->data;
  2123. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2124. break;
  2125. default:
  2126. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2127. }
  2128. break;
  2129. case PACKET_BROADCAST:
  2130. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2131. break;
  2132. default:
  2133. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2134. }
  2135. /* the source MAC address */
  2136. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2137. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2138. else
  2139. memset(fake_hdr->saddr, 0, TR_ALEN);
  2140. fake_hdr->rcf=0;
  2141. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2142. fake_llc->dsap = EXTENDED_SAP;
  2143. fake_llc->ssap = EXTENDED_SAP;
  2144. fake_llc->llc = UI_CMD;
  2145. fake_llc->protid[0] = 0;
  2146. fake_llc->protid[1] = 0;
  2147. fake_llc->protid[2] = 0;
  2148. fake_llc->ethertype = ETH_P_IP;
  2149. }
  2150. static inline void
  2151. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2152. struct qeth_hdr *hdr)
  2153. {
  2154. struct ethhdr *fake_hdr;
  2155. struct iphdr *ip_hdr;
  2156. QETH_DBF_TEXT(trace,5,"skbfketh");
  2157. skb->mac.raw = skb->data - QETH_FAKE_LL_LEN_ETH;
  2158. /* this is a fake ethernet header */
  2159. fake_hdr = (struct ethhdr *) skb->mac.raw;
  2160. /* the destination MAC address */
  2161. switch (skb->pkt_type){
  2162. case PACKET_MULTICAST:
  2163. switch (skb->protocol){
  2164. #ifdef CONFIG_QETH_IPV6
  2165. case __constant_htons(ETH_P_IPV6):
  2166. ndisc_mc_map((struct in6_addr *)
  2167. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2168. fake_hdr->h_dest, card->dev, 0);
  2169. break;
  2170. #endif /* CONFIG_QETH_IPV6 */
  2171. case __constant_htons(ETH_P_IP):
  2172. ip_hdr = (struct iphdr *)skb->data;
  2173. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2174. break;
  2175. default:
  2176. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2177. }
  2178. break;
  2179. case PACKET_BROADCAST:
  2180. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2181. break;
  2182. default:
  2183. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2184. }
  2185. /* the source MAC address */
  2186. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2187. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2188. else
  2189. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2190. /* the protocol */
  2191. fake_hdr->h_proto = skb->protocol;
  2192. }
  2193. static inline void
  2194. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2195. struct qeth_hdr *hdr)
  2196. {
  2197. if (card->dev->type == ARPHRD_IEEE802_TR)
  2198. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2199. else
  2200. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2201. }
  2202. static inline void
  2203. qeth_rebuild_skb_vlan(struct qeth_card *card, struct sk_buff *skb,
  2204. struct qeth_hdr *hdr)
  2205. {
  2206. #ifdef CONFIG_QETH_VLAN
  2207. u16 *vlan_tag;
  2208. if (hdr->hdr.l3.ext_flags &
  2209. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2210. vlan_tag = (u16 *) skb_push(skb, VLAN_HLEN);
  2211. *vlan_tag = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2212. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2213. *(vlan_tag + 1) = skb->protocol;
  2214. skb->protocol = __constant_htons(ETH_P_8021Q);
  2215. }
  2216. #endif /* CONFIG_QETH_VLAN */
  2217. }
  2218. static inline __u16
  2219. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2220. struct qeth_hdr *hdr)
  2221. {
  2222. unsigned short vlan_id = 0;
  2223. #ifdef CONFIG_QETH_VLAN
  2224. struct vlan_hdr *vhdr;
  2225. #endif
  2226. skb->pkt_type = PACKET_HOST;
  2227. skb->protocol = qeth_type_trans(skb, skb->dev);
  2228. if (card->options.checksum_type == NO_CHECKSUMMING)
  2229. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2230. else
  2231. skb->ip_summed = CHECKSUM_NONE;
  2232. #ifdef CONFIG_QETH_VLAN
  2233. if (hdr->hdr.l2.flags[2] & (QETH_LAYER2_FLAG_VLAN)) {
  2234. vhdr = (struct vlan_hdr *) skb->data;
  2235. skb->protocol =
  2236. __constant_htons(vhdr->h_vlan_encapsulated_proto);
  2237. vlan_id = hdr->hdr.l2.vlan_id;
  2238. skb_pull(skb, VLAN_HLEN);
  2239. }
  2240. #endif
  2241. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2242. return vlan_id;
  2243. }
  2244. static inline void
  2245. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2246. struct qeth_hdr *hdr)
  2247. {
  2248. #ifdef CONFIG_QETH_IPV6
  2249. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2250. skb->pkt_type = PACKET_HOST;
  2251. skb->protocol = qeth_type_trans(skb, card->dev);
  2252. return;
  2253. }
  2254. #endif /* CONFIG_QETH_IPV6 */
  2255. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2256. ETH_P_IP);
  2257. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2258. case QETH_CAST_UNICAST:
  2259. skb->pkt_type = PACKET_HOST;
  2260. break;
  2261. case QETH_CAST_MULTICAST:
  2262. skb->pkt_type = PACKET_MULTICAST;
  2263. card->stats.multicast++;
  2264. break;
  2265. case QETH_CAST_BROADCAST:
  2266. skb->pkt_type = PACKET_BROADCAST;
  2267. card->stats.multicast++;
  2268. break;
  2269. case QETH_CAST_ANYCAST:
  2270. case QETH_CAST_NOCAST:
  2271. default:
  2272. skb->pkt_type = PACKET_HOST;
  2273. }
  2274. qeth_rebuild_skb_vlan(card, skb, hdr);
  2275. if (card->options.fake_ll)
  2276. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2277. else
  2278. skb->mac.raw = skb->data;
  2279. skb->ip_summed = card->options.checksum_type;
  2280. if (card->options.checksum_type == HW_CHECKSUMMING){
  2281. if ( (hdr->hdr.l3.ext_flags &
  2282. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2283. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2284. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2285. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2286. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2287. else
  2288. skb->ip_summed = SW_CHECKSUMMING;
  2289. }
  2290. }
  2291. static inline void
  2292. qeth_process_inbound_buffer(struct qeth_card *card,
  2293. struct qeth_qdio_buffer *buf, int index)
  2294. {
  2295. struct qdio_buffer_element *element;
  2296. struct sk_buff *skb;
  2297. struct qeth_hdr *hdr;
  2298. int offset;
  2299. int rxrc;
  2300. __u16 vlan_tag = 0;
  2301. /* get first element of current buffer */
  2302. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2303. offset = 0;
  2304. #ifdef CONFIG_QETH_PERF_STATS
  2305. card->perf_stats.bufs_rec++;
  2306. #endif
  2307. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2308. &offset, &hdr))) {
  2309. skb->dev = card->dev;
  2310. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2311. vlan_tag = qeth_layer2_rebuild_skb(card, skb, hdr);
  2312. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2313. qeth_rebuild_skb(card, skb, hdr);
  2314. else { /*in case of OSN*/
  2315. skb_push(skb, sizeof(struct qeth_hdr));
  2316. memcpy(skb->data, hdr, sizeof(struct qeth_hdr));
  2317. }
  2318. /* is device UP ? */
  2319. if (!(card->dev->flags & IFF_UP)){
  2320. dev_kfree_skb_any(skb);
  2321. continue;
  2322. }
  2323. #ifdef CONFIG_QETH_VLAN
  2324. if (vlan_tag)
  2325. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2326. else
  2327. #endif
  2328. if (card->info.type == QETH_CARD_TYPE_OSN)
  2329. rxrc = card->osn_info.data_cb(skb);
  2330. else
  2331. rxrc = netif_rx(skb);
  2332. card->dev->last_rx = jiffies;
  2333. card->stats.rx_packets++;
  2334. card->stats.rx_bytes += skb->len;
  2335. }
  2336. }
  2337. static inline struct qeth_buffer_pool_entry *
  2338. qeth_get_buffer_pool_entry(struct qeth_card *card)
  2339. {
  2340. struct qeth_buffer_pool_entry *entry;
  2341. QETH_DBF_TEXT(trace, 6, "gtbfplen");
  2342. if (!list_empty(&card->qdio.in_buf_pool.entry_list)) {
  2343. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2344. struct qeth_buffer_pool_entry, list);
  2345. list_del_init(&entry->list);
  2346. return entry;
  2347. }
  2348. return NULL;
  2349. }
  2350. static inline void
  2351. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2352. {
  2353. struct qeth_buffer_pool_entry *pool_entry;
  2354. int i;
  2355. pool_entry = qeth_get_buffer_pool_entry(card);
  2356. /*
  2357. * since the buffer is accessed only from the input_tasklet
  2358. * there shouldn't be a need to synchronize; also, since we use
  2359. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2360. * buffers
  2361. */
  2362. BUG_ON(!pool_entry);
  2363. buf->pool_entry = pool_entry;
  2364. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2365. buf->buffer->element[i].length = PAGE_SIZE;
  2366. buf->buffer->element[i].addr = pool_entry->elements[i];
  2367. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2368. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2369. else
  2370. buf->buffer->element[i].flags = 0;
  2371. }
  2372. buf->state = QETH_QDIO_BUF_EMPTY;
  2373. }
  2374. static inline void
  2375. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2376. struct qeth_qdio_out_buffer *buf)
  2377. {
  2378. int i;
  2379. struct sk_buff *skb;
  2380. /* is PCI flag set on buffer? */
  2381. if (buf->buffer->element[0].flags & 0x40)
  2382. atomic_dec(&queue->set_pci_flags_count);
  2383. while ((skb = skb_dequeue(&buf->skb_list))){
  2384. atomic_dec(&skb->users);
  2385. dev_kfree_skb_any(skb);
  2386. }
  2387. qeth_eddp_buf_release_contexts(buf);
  2388. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2389. buf->buffer->element[i].length = 0;
  2390. buf->buffer->element[i].addr = NULL;
  2391. buf->buffer->element[i].flags = 0;
  2392. }
  2393. buf->next_element_to_fill = 0;
  2394. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2395. }
  2396. static inline void
  2397. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2398. {
  2399. struct qeth_qdio_q *queue = card->qdio.in_q;
  2400. int count;
  2401. int i;
  2402. int rc;
  2403. QETH_DBF_TEXT(trace,6,"queinbuf");
  2404. count = (index < queue->next_buf_to_init)?
  2405. card->qdio.in_buf_pool.buf_count -
  2406. (queue->next_buf_to_init - index) :
  2407. card->qdio.in_buf_pool.buf_count -
  2408. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2409. /* only requeue at a certain threshold to avoid SIGAs */
  2410. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2411. for (i = queue->next_buf_to_init;
  2412. i < queue->next_buf_to_init + count; ++i)
  2413. qeth_init_input_buffer(card,
  2414. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q]);
  2415. /*
  2416. * according to old code it should be avoided to requeue all
  2417. * 128 buffers in order to benefit from PCI avoidance.
  2418. * this function keeps at least one buffer (the buffer at
  2419. * 'index') un-requeued -> this buffer is the first buffer that
  2420. * will be requeued the next time
  2421. */
  2422. #ifdef CONFIG_QETH_PERF_STATS
  2423. card->perf_stats.inbound_do_qdio_cnt++;
  2424. card->perf_stats.inbound_do_qdio_start_time = qeth_get_micros();
  2425. #endif
  2426. rc = do_QDIO(CARD_DDEV(card),
  2427. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2428. 0, queue->next_buf_to_init, count, NULL);
  2429. #ifdef CONFIG_QETH_PERF_STATS
  2430. card->perf_stats.inbound_do_qdio_time += qeth_get_micros() -
  2431. card->perf_stats.inbound_do_qdio_start_time;
  2432. #endif
  2433. if (rc){
  2434. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2435. "return %i (device %s).\n",
  2436. rc, CARD_DDEV_ID(card));
  2437. QETH_DBF_TEXT(trace,2,"qinberr");
  2438. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2439. }
  2440. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2441. QDIO_MAX_BUFFERS_PER_Q;
  2442. }
  2443. }
  2444. static inline void
  2445. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2446. struct qeth_buffer_pool_entry *entry)
  2447. {
  2448. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2449. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2450. }
  2451. static void
  2452. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2453. unsigned int qdio_err, unsigned int siga_err,
  2454. unsigned int queue, int first_element, int count,
  2455. unsigned long card_ptr)
  2456. {
  2457. struct net_device *net_dev;
  2458. struct qeth_card *card;
  2459. struct qeth_qdio_buffer *buffer;
  2460. int index;
  2461. int i;
  2462. QETH_DBF_TEXT(trace, 6, "qdinput");
  2463. card = (struct qeth_card *) card_ptr;
  2464. net_dev = card->dev;
  2465. #ifdef CONFIG_QETH_PERF_STATS
  2466. card->perf_stats.inbound_cnt++;
  2467. card->perf_stats.inbound_start_time = qeth_get_micros();
  2468. #endif
  2469. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2470. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2471. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2472. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2473. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2474. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2475. qeth_schedule_recovery(card);
  2476. return;
  2477. }
  2478. }
  2479. for (i = first_element; i < (first_element + count); ++i) {
  2480. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2481. buffer = &card->qdio.in_q->bufs[index];
  2482. if (!((status & QDIO_STATUS_LOOK_FOR_ERROR) &&
  2483. qeth_check_qdio_errors(buffer->buffer,
  2484. qdio_err, siga_err,"qinerr")))
  2485. qeth_process_inbound_buffer(card, buffer, index);
  2486. /* clear buffer and give back to hardware */
  2487. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2488. qeth_queue_input_buffer(card, index);
  2489. }
  2490. #ifdef CONFIG_QETH_PERF_STATS
  2491. card->perf_stats.inbound_time += qeth_get_micros() -
  2492. card->perf_stats.inbound_start_time;
  2493. #endif
  2494. }
  2495. static inline int
  2496. qeth_handle_send_error(struct qeth_card *card,
  2497. struct qeth_qdio_out_buffer *buffer,
  2498. unsigned int qdio_err, unsigned int siga_err)
  2499. {
  2500. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2501. int cc = siga_err & 3;
  2502. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2503. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2504. switch (cc) {
  2505. case 0:
  2506. if (qdio_err){
  2507. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2508. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2509. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2510. (u16)qdio_err, (u8)sbalf15);
  2511. return QETH_SEND_ERROR_LINK_FAILURE;
  2512. }
  2513. return QETH_SEND_ERROR_NONE;
  2514. case 2:
  2515. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2516. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2517. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2518. return QETH_SEND_ERROR_KICK_IT;
  2519. }
  2520. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2521. return QETH_SEND_ERROR_RETRY;
  2522. return QETH_SEND_ERROR_LINK_FAILURE;
  2523. /* look at qdio_error and sbalf 15 */
  2524. case 1:
  2525. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2526. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2527. return QETH_SEND_ERROR_LINK_FAILURE;
  2528. case 3:
  2529. default:
  2530. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2531. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2532. return QETH_SEND_ERROR_KICK_IT;
  2533. }
  2534. }
  2535. void
  2536. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2537. int index, int count)
  2538. {
  2539. struct qeth_qdio_out_buffer *buf;
  2540. int rc;
  2541. int i;
  2542. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2543. for (i = index; i < index + count; ++i) {
  2544. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2545. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2546. SBAL_FLAGS_LAST_ENTRY;
  2547. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2548. continue;
  2549. if (!queue->do_pack){
  2550. if ((atomic_read(&queue->used_buffers) >=
  2551. (QETH_HIGH_WATERMARK_PACK -
  2552. QETH_WATERMARK_PACK_FUZZ)) &&
  2553. !atomic_read(&queue->set_pci_flags_count)){
  2554. /* it's likely that we'll go to packing
  2555. * mode soon */
  2556. atomic_inc(&queue->set_pci_flags_count);
  2557. buf->buffer->element[0].flags |= 0x40;
  2558. }
  2559. } else {
  2560. if (!atomic_read(&queue->set_pci_flags_count)){
  2561. /*
  2562. * there's no outstanding PCI any more, so we
  2563. * have to request a PCI to be sure the the PCI
  2564. * will wake at some time in the future then we
  2565. * can flush packed buffers that might still be
  2566. * hanging around, which can happen if no
  2567. * further send was requested by the stack
  2568. */
  2569. atomic_inc(&queue->set_pci_flags_count);
  2570. buf->buffer->element[0].flags |= 0x40;
  2571. }
  2572. }
  2573. }
  2574. queue->card->dev->trans_start = jiffies;
  2575. #ifdef CONFIG_QETH_PERF_STATS
  2576. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2577. queue->card->perf_stats.outbound_do_qdio_start_time = qeth_get_micros();
  2578. #endif
  2579. if (under_int)
  2580. rc = do_QDIO(CARD_DDEV(queue->card),
  2581. QDIO_FLAG_SYNC_OUTPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2582. queue->queue_no, index, count, NULL);
  2583. else
  2584. rc = do_QDIO(CARD_DDEV(queue->card), QDIO_FLAG_SYNC_OUTPUT,
  2585. queue->queue_no, index, count, NULL);
  2586. #ifdef CONFIG_QETH_PERF_STATS
  2587. queue->card->perf_stats.outbound_do_qdio_time += qeth_get_micros() -
  2588. queue->card->perf_stats.outbound_do_qdio_start_time;
  2589. #endif
  2590. if (rc){
  2591. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2592. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2593. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2594. queue->card->stats.tx_errors += count;
  2595. /* this must not happen under normal circumstances. if it
  2596. * happens something is really wrong -> recover */
  2597. qeth_schedule_recovery(queue->card);
  2598. return;
  2599. }
  2600. atomic_add(count, &queue->used_buffers);
  2601. #ifdef CONFIG_QETH_PERF_STATS
  2602. queue->card->perf_stats.bufs_sent += count;
  2603. #endif
  2604. }
  2605. /*
  2606. * Switched to packing state if the number of used buffers on a queue
  2607. * reaches a certain limit.
  2608. */
  2609. static inline void
  2610. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2611. {
  2612. if (!queue->do_pack) {
  2613. if (atomic_read(&queue->used_buffers)
  2614. >= QETH_HIGH_WATERMARK_PACK){
  2615. /* switch non-PACKING -> PACKING */
  2616. QETH_DBF_TEXT(trace, 6, "np->pack");
  2617. #ifdef CONFIG_QETH_PERF_STATS
  2618. queue->card->perf_stats.sc_dp_p++;
  2619. #endif
  2620. queue->do_pack = 1;
  2621. }
  2622. }
  2623. }
  2624. /*
  2625. * Switches from packing to non-packing mode. If there is a packing
  2626. * buffer on the queue this buffer will be prepared to be flushed.
  2627. * In that case 1 is returned to inform the caller. If no buffer
  2628. * has to be flushed, zero is returned.
  2629. */
  2630. static inline int
  2631. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2632. {
  2633. struct qeth_qdio_out_buffer *buffer;
  2634. int flush_count = 0;
  2635. if (queue->do_pack) {
  2636. if (atomic_read(&queue->used_buffers)
  2637. <= QETH_LOW_WATERMARK_PACK) {
  2638. /* switch PACKING -> non-PACKING */
  2639. QETH_DBF_TEXT(trace, 6, "pack->np");
  2640. #ifdef CONFIG_QETH_PERF_STATS
  2641. queue->card->perf_stats.sc_p_dp++;
  2642. #endif
  2643. queue->do_pack = 0;
  2644. /* flush packing buffers */
  2645. buffer = &queue->bufs[queue->next_buf_to_fill];
  2646. if ((atomic_read(&buffer->state) ==
  2647. QETH_QDIO_BUF_EMPTY) &&
  2648. (buffer->next_element_to_fill > 0)) {
  2649. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2650. flush_count++;
  2651. queue->next_buf_to_fill =
  2652. (queue->next_buf_to_fill + 1) %
  2653. QDIO_MAX_BUFFERS_PER_Q;
  2654. }
  2655. }
  2656. }
  2657. return flush_count;
  2658. }
  2659. /*
  2660. * Called to flush a packing buffer if no more pci flags are on the queue.
  2661. * Checks if there is a packing buffer and prepares it to be flushed.
  2662. * In that case returns 1, otherwise zero.
  2663. */
  2664. static inline int
  2665. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2666. {
  2667. struct qeth_qdio_out_buffer *buffer;
  2668. buffer = &queue->bufs[queue->next_buf_to_fill];
  2669. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2670. (buffer->next_element_to_fill > 0)){
  2671. /* it's a packing buffer */
  2672. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2673. queue->next_buf_to_fill =
  2674. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2675. return 1;
  2676. }
  2677. return 0;
  2678. }
  2679. static inline void
  2680. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2681. {
  2682. int index;
  2683. int flush_cnt = 0;
  2684. int q_was_packing = 0;
  2685. /*
  2686. * check if weed have to switch to non-packing mode or if
  2687. * we have to get a pci flag out on the queue
  2688. */
  2689. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2690. !atomic_read(&queue->set_pci_flags_count)){
  2691. if (atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2692. QETH_OUT_Q_UNLOCKED) {
  2693. /*
  2694. * If we get in here, there was no action in
  2695. * do_send_packet. So, we check if there is a
  2696. * packing buffer to be flushed here.
  2697. */
  2698. netif_stop_queue(queue->card->dev);
  2699. index = queue->next_buf_to_fill;
  2700. q_was_packing = queue->do_pack;
  2701. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2702. if (!flush_cnt &&
  2703. !atomic_read(&queue->set_pci_flags_count))
  2704. flush_cnt +=
  2705. qeth_flush_buffers_on_no_pci(queue);
  2706. #ifdef CONFIG_QETH_PERF_STATS
  2707. if (q_was_packing)
  2708. queue->card->perf_stats.bufs_sent_pack +=
  2709. flush_cnt;
  2710. #endif
  2711. if (flush_cnt)
  2712. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2713. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2714. }
  2715. }
  2716. }
  2717. static void
  2718. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2719. unsigned int qdio_error, unsigned int siga_error,
  2720. unsigned int __queue, int first_element, int count,
  2721. unsigned long card_ptr)
  2722. {
  2723. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2724. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2725. struct qeth_qdio_out_buffer *buffer;
  2726. int i;
  2727. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2728. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2729. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2730. QETH_DBF_TEXT(trace, 2, "achkcond");
  2731. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2732. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2733. netif_stop_queue(card->dev);
  2734. qeth_schedule_recovery(card);
  2735. return;
  2736. }
  2737. }
  2738. #ifdef CONFIG_QETH_PERF_STATS
  2739. card->perf_stats.outbound_handler_cnt++;
  2740. card->perf_stats.outbound_handler_start_time = qeth_get_micros();
  2741. #endif
  2742. for(i = first_element; i < (first_element + count); ++i){
  2743. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2744. /*we only handle the KICK_IT error by doing a recovery */
  2745. if (qeth_handle_send_error(card, buffer,
  2746. qdio_error, siga_error)
  2747. == QETH_SEND_ERROR_KICK_IT){
  2748. netif_stop_queue(card->dev);
  2749. qeth_schedule_recovery(card);
  2750. return;
  2751. }
  2752. qeth_clear_output_buffer(queue, buffer);
  2753. }
  2754. atomic_sub(count, &queue->used_buffers);
  2755. /* check if we need to do something on this outbound queue */
  2756. if (card->info.type != QETH_CARD_TYPE_IQD)
  2757. qeth_check_outbound_queue(queue);
  2758. netif_wake_queue(queue->card->dev);
  2759. #ifdef CONFIG_QETH_PERF_STATS
  2760. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2761. card->perf_stats.outbound_handler_start_time;
  2762. #endif
  2763. }
  2764. static void
  2765. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2766. {
  2767. param_field[0] = _ascebc['P'];
  2768. param_field[1] = _ascebc['C'];
  2769. param_field[2] = _ascebc['I'];
  2770. param_field[3] = _ascebc['T'];
  2771. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2772. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2773. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2774. }
  2775. static void
  2776. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2777. {
  2778. param_field[16] = _ascebc['B'];
  2779. param_field[17] = _ascebc['L'];
  2780. param_field[18] = _ascebc['K'];
  2781. param_field[19] = _ascebc['T'];
  2782. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2783. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2784. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2785. }
  2786. static void
  2787. qeth_initialize_working_pool_list(struct qeth_card *card)
  2788. {
  2789. struct qeth_buffer_pool_entry *entry;
  2790. QETH_DBF_TEXT(trace,5,"inwrklst");
  2791. list_for_each_entry(entry,
  2792. &card->qdio.init_pool.entry_list, init_list) {
  2793. qeth_put_buffer_pool_entry(card,entry);
  2794. }
  2795. }
  2796. static void
  2797. qeth_clear_working_pool_list(struct qeth_card *card)
  2798. {
  2799. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2800. QETH_DBF_TEXT(trace,5,"clwrklst");
  2801. list_for_each_entry_safe(pool_entry, tmp,
  2802. &card->qdio.in_buf_pool.entry_list, list){
  2803. list_del(&pool_entry->list);
  2804. }
  2805. }
  2806. static void
  2807. qeth_free_buffer_pool(struct qeth_card *card)
  2808. {
  2809. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2810. int i=0;
  2811. QETH_DBF_TEXT(trace,5,"freepool");
  2812. list_for_each_entry_safe(pool_entry, tmp,
  2813. &card->qdio.init_pool.entry_list, init_list){
  2814. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2815. free_page((unsigned long)pool_entry->elements[i]);
  2816. list_del(&pool_entry->init_list);
  2817. kfree(pool_entry);
  2818. }
  2819. }
  2820. static int
  2821. qeth_alloc_buffer_pool(struct qeth_card *card)
  2822. {
  2823. struct qeth_buffer_pool_entry *pool_entry;
  2824. void *ptr;
  2825. int i, j;
  2826. QETH_DBF_TEXT(trace,5,"alocpool");
  2827. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2828. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2829. if (!pool_entry){
  2830. qeth_free_buffer_pool(card);
  2831. return -ENOMEM;
  2832. }
  2833. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2834. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2835. if (!ptr) {
  2836. while (j > 0)
  2837. free_page((unsigned long)
  2838. pool_entry->elements[--j]);
  2839. kfree(pool_entry);
  2840. qeth_free_buffer_pool(card);
  2841. return -ENOMEM;
  2842. }
  2843. pool_entry->elements[j] = ptr;
  2844. }
  2845. list_add(&pool_entry->init_list,
  2846. &card->qdio.init_pool.entry_list);
  2847. }
  2848. return 0;
  2849. }
  2850. int
  2851. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2852. {
  2853. QETH_DBF_TEXT(trace, 2, "realcbp");
  2854. if ((card->state != CARD_STATE_DOWN) &&
  2855. (card->state != CARD_STATE_RECOVER))
  2856. return -EPERM;
  2857. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2858. qeth_clear_working_pool_list(card);
  2859. qeth_free_buffer_pool(card);
  2860. card->qdio.in_buf_pool.buf_count = bufcnt;
  2861. card->qdio.init_pool.buf_count = bufcnt;
  2862. return qeth_alloc_buffer_pool(card);
  2863. }
  2864. static int
  2865. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2866. {
  2867. int i, j;
  2868. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2869. if (card->qdio.state == QETH_QDIO_ALLOCATED)
  2870. return 0;
  2871. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2872. GFP_KERNEL|GFP_DMA);
  2873. if (!card->qdio.in_q)
  2874. return - ENOMEM;
  2875. QETH_DBF_TEXT(setup, 2, "inq");
  2876. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  2877. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2878. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2879. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  2880. card->qdio.in_q->bufs[i].buffer =
  2881. &card->qdio.in_q->qdio_bufs[i];
  2882. /* inbound buffer pool */
  2883. if (qeth_alloc_buffer_pool(card)){
  2884. kfree(card->qdio.in_q);
  2885. return -ENOMEM;
  2886. }
  2887. /* outbound */
  2888. card->qdio.out_qs =
  2889. kmalloc(card->qdio.no_out_queues *
  2890. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2891. if (!card->qdio.out_qs){
  2892. qeth_free_buffer_pool(card);
  2893. return -ENOMEM;
  2894. }
  2895. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2896. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  2897. GFP_KERNEL|GFP_DMA);
  2898. if (!card->qdio.out_qs[i]){
  2899. while (i > 0)
  2900. kfree(card->qdio.out_qs[--i]);
  2901. kfree(card->qdio.out_qs);
  2902. return -ENOMEM;
  2903. }
  2904. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  2905. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  2906. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  2907. card->qdio.out_qs[i]->queue_no = i;
  2908. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2909. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2910. card->qdio.out_qs[i]->bufs[j].buffer =
  2911. &card->qdio.out_qs[i]->qdio_bufs[j];
  2912. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  2913. skb_list);
  2914. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  2915. }
  2916. }
  2917. card->qdio.state = QETH_QDIO_ALLOCATED;
  2918. return 0;
  2919. }
  2920. static void
  2921. qeth_free_qdio_buffers(struct qeth_card *card)
  2922. {
  2923. int i, j;
  2924. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  2925. if (card->qdio.state == QETH_QDIO_UNINITIALIZED)
  2926. return;
  2927. kfree(card->qdio.in_q);
  2928. /* inbound buffer pool */
  2929. qeth_free_buffer_pool(card);
  2930. /* free outbound qdio_qs */
  2931. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2932. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2933. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2934. &card->qdio.out_qs[i]->bufs[j]);
  2935. kfree(card->qdio.out_qs[i]);
  2936. }
  2937. kfree(card->qdio.out_qs);
  2938. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2939. }
  2940. static void
  2941. qeth_clear_qdio_buffers(struct qeth_card *card)
  2942. {
  2943. int i, j;
  2944. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  2945. /* clear outbound buffers to free skbs */
  2946. for (i = 0; i < card->qdio.no_out_queues; ++i)
  2947. if (card->qdio.out_qs[i]){
  2948. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  2949. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2950. &card->qdio.out_qs[i]->bufs[j]);
  2951. }
  2952. }
  2953. static void
  2954. qeth_init_qdio_info(struct qeth_card *card)
  2955. {
  2956. QETH_DBF_TEXT(setup, 4, "intqdinf");
  2957. card->qdio.state = QETH_QDIO_UNINITIALIZED;
  2958. /* inbound */
  2959. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2960. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  2961. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  2962. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  2963. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  2964. }
  2965. static int
  2966. qeth_init_qdio_queues(struct qeth_card *card)
  2967. {
  2968. int i, j;
  2969. int rc;
  2970. QETH_DBF_TEXT(setup, 2, "initqdqs");
  2971. /* inbound queue */
  2972. memset(card->qdio.in_q->qdio_bufs, 0,
  2973. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2974. qeth_initialize_working_pool_list(card);
  2975. /*give only as many buffers to hardware as we have buffer pool entries*/
  2976. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2977. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2978. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  2979. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2980. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2981. if (rc) {
  2982. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  2983. return rc;
  2984. }
  2985. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2986. if (rc) {
  2987. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  2988. return rc;
  2989. }
  2990. /* outbound queue */
  2991. for (i = 0; i < card->qdio.no_out_queues; ++i){
  2992. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2993. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2994. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  2995. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2996. &card->qdio.out_qs[i]->bufs[j]);
  2997. }
  2998. card->qdio.out_qs[i]->card = card;
  2999. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  3000. card->qdio.out_qs[i]->do_pack = 0;
  3001. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  3002. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  3003. atomic_set(&card->qdio.out_qs[i]->state,
  3004. QETH_OUT_Q_UNLOCKED);
  3005. }
  3006. return 0;
  3007. }
  3008. static int
  3009. qeth_qdio_establish(struct qeth_card *card)
  3010. {
  3011. struct qdio_initialize init_data;
  3012. char *qib_param_field;
  3013. struct qdio_buffer **in_sbal_ptrs;
  3014. struct qdio_buffer **out_sbal_ptrs;
  3015. int i, j, k;
  3016. int rc;
  3017. QETH_DBF_TEXT(setup, 2, "qdioest");
  3018. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3019. GFP_KERNEL);
  3020. if (!qib_param_field)
  3021. return -ENOMEM;
  3022. qeth_create_qib_param_field(card, qib_param_field);
  3023. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3024. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3025. GFP_KERNEL);
  3026. if (!in_sbal_ptrs) {
  3027. kfree(qib_param_field);
  3028. return -ENOMEM;
  3029. }
  3030. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3031. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3032. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3033. out_sbal_ptrs =
  3034. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3035. sizeof(void *), GFP_KERNEL);
  3036. if (!out_sbal_ptrs) {
  3037. kfree(in_sbal_ptrs);
  3038. kfree(qib_param_field);
  3039. return -ENOMEM;
  3040. }
  3041. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3042. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3043. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3044. virt_to_phys(card->qdio.out_qs[i]->
  3045. bufs[j].buffer);
  3046. }
  3047. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3048. init_data.cdev = CARD_DDEV(card);
  3049. init_data.q_format = qeth_get_qdio_q_format(card);
  3050. init_data.qib_param_field_format = 0;
  3051. init_data.qib_param_field = qib_param_field;
  3052. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3053. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3054. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3055. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3056. init_data.no_input_qs = 1;
  3057. init_data.no_output_qs = card->qdio.no_out_queues;
  3058. init_data.input_handler = (qdio_handler_t *)
  3059. qeth_qdio_input_handler;
  3060. init_data.output_handler = (qdio_handler_t *)
  3061. qeth_qdio_output_handler;
  3062. init_data.int_parm = (unsigned long) card;
  3063. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3064. QDIO_OUTBOUND_0COPY_SBALS |
  3065. QDIO_USE_OUTBOUND_PCIS;
  3066. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3067. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3068. if (!(rc = qdio_initialize(&init_data)))
  3069. card->qdio.state = QETH_QDIO_ESTABLISHED;
  3070. kfree(out_sbal_ptrs);
  3071. kfree(in_sbal_ptrs);
  3072. kfree(qib_param_field);
  3073. return rc;
  3074. }
  3075. static int
  3076. qeth_qdio_activate(struct qeth_card *card)
  3077. {
  3078. QETH_DBF_TEXT(setup,3,"qdioact");
  3079. return qdio_activate(CARD_DDEV(card), 0);
  3080. }
  3081. static int
  3082. qeth_clear_channel(struct qeth_channel *channel)
  3083. {
  3084. unsigned long flags;
  3085. struct qeth_card *card;
  3086. int rc;
  3087. QETH_DBF_TEXT(trace,3,"clearch");
  3088. card = CARD_FROM_CDEV(channel->ccwdev);
  3089. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3090. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3091. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3092. if (rc)
  3093. return rc;
  3094. rc = wait_event_interruptible_timeout(card->wait_q,
  3095. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3096. if (rc == -ERESTARTSYS)
  3097. return rc;
  3098. if (channel->state != CH_STATE_STOPPED)
  3099. return -ETIME;
  3100. channel->state = CH_STATE_DOWN;
  3101. return 0;
  3102. }
  3103. static int
  3104. qeth_halt_channel(struct qeth_channel *channel)
  3105. {
  3106. unsigned long flags;
  3107. struct qeth_card *card;
  3108. int rc;
  3109. QETH_DBF_TEXT(trace,3,"haltch");
  3110. card = CARD_FROM_CDEV(channel->ccwdev);
  3111. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3112. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3113. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3114. if (rc)
  3115. return rc;
  3116. rc = wait_event_interruptible_timeout(card->wait_q,
  3117. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3118. if (rc == -ERESTARTSYS)
  3119. return rc;
  3120. if (channel->state != CH_STATE_HALTED)
  3121. return -ETIME;
  3122. return 0;
  3123. }
  3124. static int
  3125. qeth_halt_channels(struct qeth_card *card)
  3126. {
  3127. int rc1 = 0, rc2=0, rc3 = 0;
  3128. QETH_DBF_TEXT(trace,3,"haltchs");
  3129. rc1 = qeth_halt_channel(&card->read);
  3130. rc2 = qeth_halt_channel(&card->write);
  3131. rc3 = qeth_halt_channel(&card->data);
  3132. if (rc1)
  3133. return rc1;
  3134. if (rc2)
  3135. return rc2;
  3136. return rc3;
  3137. }
  3138. static int
  3139. qeth_clear_channels(struct qeth_card *card)
  3140. {
  3141. int rc1 = 0, rc2=0, rc3 = 0;
  3142. QETH_DBF_TEXT(trace,3,"clearchs");
  3143. rc1 = qeth_clear_channel(&card->read);
  3144. rc2 = qeth_clear_channel(&card->write);
  3145. rc3 = qeth_clear_channel(&card->data);
  3146. if (rc1)
  3147. return rc1;
  3148. if (rc2)
  3149. return rc2;
  3150. return rc3;
  3151. }
  3152. static int
  3153. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3154. {
  3155. int rc = 0;
  3156. QETH_DBF_TEXT(trace,3,"clhacrd");
  3157. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3158. if (halt)
  3159. rc = qeth_halt_channels(card);
  3160. if (rc)
  3161. return rc;
  3162. return qeth_clear_channels(card);
  3163. }
  3164. static int
  3165. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3166. {
  3167. int rc = 0;
  3168. QETH_DBF_TEXT(trace,3,"qdioclr");
  3169. if (card->qdio.state == QETH_QDIO_ESTABLISHED){
  3170. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3171. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3172. QDIO_FLAG_CLEANUP_USING_HALT :
  3173. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3174. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3175. card->qdio.state = QETH_QDIO_ALLOCATED;
  3176. }
  3177. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3178. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3179. card->state = CARD_STATE_DOWN;
  3180. return rc;
  3181. }
  3182. static int
  3183. qeth_dm_act(struct qeth_card *card)
  3184. {
  3185. int rc;
  3186. struct qeth_cmd_buffer *iob;
  3187. QETH_DBF_TEXT(setup,2,"dmact");
  3188. iob = qeth_wait_for_buffer(&card->write);
  3189. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3190. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3191. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3192. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3193. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3194. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3195. return rc;
  3196. }
  3197. static int
  3198. qeth_mpc_initialize(struct qeth_card *card)
  3199. {
  3200. int rc;
  3201. QETH_DBF_TEXT(setup,2,"mpcinit");
  3202. if ((rc = qeth_issue_next_read(card))){
  3203. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3204. return rc;
  3205. }
  3206. if ((rc = qeth_cm_enable(card))){
  3207. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3208. goto out_qdio;
  3209. }
  3210. if ((rc = qeth_cm_setup(card))){
  3211. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3212. goto out_qdio;
  3213. }
  3214. if ((rc = qeth_ulp_enable(card))){
  3215. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3216. goto out_qdio;
  3217. }
  3218. if ((rc = qeth_ulp_setup(card))){
  3219. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3220. goto out_qdio;
  3221. }
  3222. if ((rc = qeth_alloc_qdio_buffers(card))){
  3223. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3224. goto out_qdio;
  3225. }
  3226. if ((rc = qeth_qdio_establish(card))){
  3227. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3228. qeth_free_qdio_buffers(card);
  3229. goto out_qdio;
  3230. }
  3231. if ((rc = qeth_qdio_activate(card))){
  3232. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3233. goto out_qdio;
  3234. }
  3235. if ((rc = qeth_dm_act(card))){
  3236. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3237. goto out_qdio;
  3238. }
  3239. return 0;
  3240. out_qdio:
  3241. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3242. return rc;
  3243. }
  3244. static struct net_device *
  3245. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3246. {
  3247. struct net_device *dev = NULL;
  3248. switch (type) {
  3249. case QETH_CARD_TYPE_OSAE:
  3250. switch (linktype) {
  3251. case QETH_LINK_TYPE_LANE_TR:
  3252. case QETH_LINK_TYPE_HSTR:
  3253. #ifdef CONFIG_TR
  3254. dev = alloc_trdev(0);
  3255. #endif /* CONFIG_TR */
  3256. break;
  3257. default:
  3258. dev = alloc_etherdev(0);
  3259. }
  3260. break;
  3261. case QETH_CARD_TYPE_IQD:
  3262. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3263. break;
  3264. case QETH_CARD_TYPE_OSN:
  3265. dev = alloc_netdev(0, "osn%d", ether_setup);
  3266. break;
  3267. default:
  3268. dev = alloc_etherdev(0);
  3269. }
  3270. return dev;
  3271. }
  3272. /*hard_header fake function; used in case fake_ll is set */
  3273. static int
  3274. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3275. unsigned short type, void *daddr, void *saddr,
  3276. unsigned len)
  3277. {
  3278. if(dev->type == ARPHRD_IEEE802_TR){
  3279. struct trh_hdr *hdr;
  3280. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3281. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3282. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3283. return QETH_FAKE_LL_LEN_TR;
  3284. } else {
  3285. struct ethhdr *hdr;
  3286. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3287. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3288. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3289. if (type != ETH_P_802_3)
  3290. hdr->h_proto = htons(type);
  3291. else
  3292. hdr->h_proto = htons(len);
  3293. return QETH_FAKE_LL_LEN_ETH;
  3294. }
  3295. }
  3296. static inline int
  3297. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3298. static int
  3299. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3300. {
  3301. int rc;
  3302. struct qeth_card *card;
  3303. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3304. card = (struct qeth_card *)dev->priv;
  3305. if (skb==NULL) {
  3306. card->stats.tx_dropped++;
  3307. card->stats.tx_errors++;
  3308. /* return OK; otherwise ksoftirqd goes to 100% */
  3309. return NETDEV_TX_OK;
  3310. }
  3311. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3312. card->stats.tx_dropped++;
  3313. card->stats.tx_errors++;
  3314. card->stats.tx_carrier_errors++;
  3315. dev_kfree_skb_any(skb);
  3316. /* return OK; otherwise ksoftirqd goes to 100% */
  3317. return NETDEV_TX_OK;
  3318. }
  3319. #ifdef CONFIG_QETH_PERF_STATS
  3320. card->perf_stats.outbound_cnt++;
  3321. card->perf_stats.outbound_start_time = qeth_get_micros();
  3322. #endif
  3323. netif_stop_queue(dev);
  3324. if ((rc = qeth_send_packet(card, skb))) {
  3325. if (rc == -EBUSY) {
  3326. return NETDEV_TX_BUSY;
  3327. } else {
  3328. card->stats.tx_errors++;
  3329. card->stats.tx_dropped++;
  3330. dev_kfree_skb_any(skb);
  3331. /*set to OK; otherwise ksoftirqd goes to 100% */
  3332. rc = NETDEV_TX_OK;
  3333. }
  3334. }
  3335. netif_wake_queue(dev);
  3336. #ifdef CONFIG_QETH_PERF_STATS
  3337. card->perf_stats.outbound_time += qeth_get_micros() -
  3338. card->perf_stats.outbound_start_time;
  3339. #endif
  3340. return rc;
  3341. }
  3342. static int
  3343. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3344. {
  3345. int rc = 0;
  3346. #ifdef CONFIG_QETH_VLAN
  3347. struct vlan_group *vg;
  3348. int i;
  3349. if (!(vg = card->vlangrp))
  3350. return rc;
  3351. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3352. if (vg->vlan_devices[i] == dev){
  3353. rc = QETH_VLAN_CARD;
  3354. break;
  3355. }
  3356. }
  3357. if (rc && !(VLAN_DEV_INFO(dev)->real_dev->priv == (void *)card))
  3358. return 0;
  3359. #endif
  3360. return rc;
  3361. }
  3362. static int
  3363. qeth_verify_dev(struct net_device *dev)
  3364. {
  3365. struct qeth_card *card;
  3366. unsigned long flags;
  3367. int rc = 0;
  3368. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3369. list_for_each_entry(card, &qeth_card_list.list, list){
  3370. if (card->dev == dev){
  3371. rc = QETH_REAL_CARD;
  3372. break;
  3373. }
  3374. rc = qeth_verify_vlan_dev(dev, card);
  3375. if (rc)
  3376. break;
  3377. }
  3378. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3379. return rc;
  3380. }
  3381. static struct qeth_card *
  3382. qeth_get_card_from_dev(struct net_device *dev)
  3383. {
  3384. struct qeth_card *card = NULL;
  3385. int rc;
  3386. rc = qeth_verify_dev(dev);
  3387. if (rc == QETH_REAL_CARD)
  3388. card = (struct qeth_card *)dev->priv;
  3389. else if (rc == QETH_VLAN_CARD)
  3390. card = (struct qeth_card *)
  3391. VLAN_DEV_INFO(dev)->real_dev->priv;
  3392. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3393. return card ;
  3394. }
  3395. static void
  3396. qeth_tx_timeout(struct net_device *dev)
  3397. {
  3398. struct qeth_card *card;
  3399. card = (struct qeth_card *) dev->priv;
  3400. card->stats.tx_errors++;
  3401. qeth_schedule_recovery(card);
  3402. }
  3403. static int
  3404. qeth_open(struct net_device *dev)
  3405. {
  3406. struct qeth_card *card;
  3407. QETH_DBF_TEXT(trace, 4, "qethopen");
  3408. card = (struct qeth_card *) dev->priv;
  3409. if (card->state != CARD_STATE_SOFTSETUP)
  3410. return -ENODEV;
  3411. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3412. (card->options.layer2) &&
  3413. (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))) {
  3414. QETH_DBF_TEXT(trace,4,"nomacadr");
  3415. return -EPERM;
  3416. }
  3417. card->dev->flags |= IFF_UP;
  3418. netif_start_queue(dev);
  3419. card->data.state = CH_STATE_UP;
  3420. card->state = CARD_STATE_UP;
  3421. if (!card->lan_online && netif_carrier_ok(dev))
  3422. netif_carrier_off(dev);
  3423. return 0;
  3424. }
  3425. static int
  3426. qeth_stop(struct net_device *dev)
  3427. {
  3428. struct qeth_card *card;
  3429. QETH_DBF_TEXT(trace, 4, "qethstop");
  3430. card = (struct qeth_card *) dev->priv;
  3431. netif_stop_queue(dev);
  3432. card->dev->flags &= ~IFF_UP;
  3433. if (card->state == CARD_STATE_UP)
  3434. card->state = CARD_STATE_SOFTSETUP;
  3435. return 0;
  3436. }
  3437. static inline int
  3438. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3439. {
  3440. int cast_type = RTN_UNSPEC;
  3441. if (card->info.type == QETH_CARD_TYPE_OSN)
  3442. return cast_type;
  3443. if (skb->dst && skb->dst->neighbour){
  3444. cast_type = skb->dst->neighbour->type;
  3445. if ((cast_type == RTN_BROADCAST) ||
  3446. (cast_type == RTN_MULTICAST) ||
  3447. (cast_type == RTN_ANYCAST))
  3448. return cast_type;
  3449. else
  3450. return RTN_UNSPEC;
  3451. }
  3452. /* try something else */
  3453. if (skb->protocol == ETH_P_IPV6)
  3454. return (skb->nh.raw[24] == 0xff) ? RTN_MULTICAST : 0;
  3455. else if (skb->protocol == ETH_P_IP)
  3456. return ((skb->nh.raw[16] & 0xf0) == 0xe0) ? RTN_MULTICAST : 0;
  3457. /* ... */
  3458. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3459. return RTN_BROADCAST;
  3460. else {
  3461. u16 hdr_mac;
  3462. hdr_mac = *((u16 *)skb->data);
  3463. /* tr multicast? */
  3464. switch (card->info.link_type) {
  3465. case QETH_LINK_TYPE_HSTR:
  3466. case QETH_LINK_TYPE_LANE_TR:
  3467. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3468. (hdr_mac == QETH_TR_MAC_C))
  3469. return RTN_MULTICAST;
  3470. break;
  3471. /* eth or so multicast? */
  3472. default:
  3473. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3474. (hdr_mac == QETH_ETH_MAC_V6))
  3475. return RTN_MULTICAST;
  3476. }
  3477. }
  3478. return cast_type;
  3479. }
  3480. static inline int
  3481. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3482. int ipv, int cast_type)
  3483. {
  3484. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3485. return card->qdio.default_out_queue;
  3486. switch (card->qdio.no_out_queues) {
  3487. case 4:
  3488. if (cast_type && card->info.is_multicast_different)
  3489. return card->info.is_multicast_different &
  3490. (card->qdio.no_out_queues - 1);
  3491. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3492. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3493. if (skb->nh.iph->tos & IP_TOS_NOTIMPORTANT)
  3494. return 3;
  3495. if (skb->nh.iph->tos & IP_TOS_HIGHRELIABILITY)
  3496. return 2;
  3497. if (skb->nh.iph->tos & IP_TOS_HIGHTHROUGHPUT)
  3498. return 1;
  3499. if (skb->nh.iph->tos & IP_TOS_LOWDELAY)
  3500. return 0;
  3501. }
  3502. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3503. return 3 - (skb->nh.iph->tos >> 6);
  3504. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3505. /* TODO: IPv6!!! */
  3506. }
  3507. return card->qdio.default_out_queue;
  3508. case 1: /* fallthrough for single-out-queue 1920-device */
  3509. default:
  3510. return card->qdio.default_out_queue;
  3511. }
  3512. }
  3513. static inline int
  3514. qeth_get_ip_version(struct sk_buff *skb)
  3515. {
  3516. switch (skb->protocol) {
  3517. case ETH_P_IPV6:
  3518. return 6;
  3519. case ETH_P_IP:
  3520. return 4;
  3521. default:
  3522. return 0;
  3523. }
  3524. }
  3525. static inline int
  3526. qeth_prepare_skb(struct qeth_card *card, struct sk_buff **skb,
  3527. struct qeth_hdr **hdr, int ipv)
  3528. {
  3529. int rc = 0;
  3530. #ifdef CONFIG_QETH_VLAN
  3531. u16 *tag;
  3532. #endif
  3533. QETH_DBF_TEXT(trace, 6, "prepskb");
  3534. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3535. *hdr = (struct qeth_hdr *)(*skb)->data;
  3536. return rc;
  3537. }
  3538. rc = qeth_realloc_headroom(card, skb, sizeof(struct qeth_hdr));
  3539. if (rc)
  3540. return rc;
  3541. #ifdef CONFIG_QETH_VLAN
  3542. if (card->vlangrp && vlan_tx_tag_present(*skb) &&
  3543. ((ipv == 6) || card->options.layer2) ) {
  3544. /*
  3545. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3546. * to the beginning of the new header. We are using three
  3547. * memcpys instead of one memmove to save cycles.
  3548. */
  3549. skb_push(*skb, VLAN_HLEN);
  3550. memcpy((*skb)->data, (*skb)->data + 4, 4);
  3551. memcpy((*skb)->data + 4, (*skb)->data + 8, 4);
  3552. memcpy((*skb)->data + 8, (*skb)->data + 12, 4);
  3553. tag = (u16 *)((*skb)->data + 12);
  3554. /*
  3555. * first two bytes = ETH_P_8021Q (0x8100)
  3556. * second two bytes = VLANID
  3557. */
  3558. *tag = __constant_htons(ETH_P_8021Q);
  3559. *(tag + 1) = htons(vlan_tx_tag_get(*skb));
  3560. }
  3561. #endif
  3562. *hdr = (struct qeth_hdr *)
  3563. qeth_push_skb(card, skb, sizeof(struct qeth_hdr));
  3564. if (hdr == NULL)
  3565. return -EINVAL;
  3566. return 0;
  3567. }
  3568. static inline u8
  3569. qeth_get_qeth_hdr_flags4(int cast_type)
  3570. {
  3571. if (cast_type == RTN_MULTICAST)
  3572. return QETH_CAST_MULTICAST;
  3573. if (cast_type == RTN_BROADCAST)
  3574. return QETH_CAST_BROADCAST;
  3575. return QETH_CAST_UNICAST;
  3576. }
  3577. static inline u8
  3578. qeth_get_qeth_hdr_flags6(int cast_type)
  3579. {
  3580. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3581. if (cast_type == RTN_MULTICAST)
  3582. return ct | QETH_CAST_MULTICAST;
  3583. if (cast_type == RTN_ANYCAST)
  3584. return ct | QETH_CAST_ANYCAST;
  3585. if (cast_type == RTN_BROADCAST)
  3586. return ct | QETH_CAST_BROADCAST;
  3587. return ct | QETH_CAST_UNICAST;
  3588. }
  3589. static inline void
  3590. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3591. struct sk_buff *skb)
  3592. {
  3593. __u16 hdr_mac;
  3594. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3595. skb->dev->broadcast,6)) { /* broadcast? */
  3596. *(__u32 *)hdr->hdr.l2.flags |=
  3597. QETH_LAYER2_FLAG_BROADCAST << 8;
  3598. return;
  3599. }
  3600. hdr_mac=*((__u16*)skb->data);
  3601. /* tr multicast? */
  3602. switch (card->info.link_type) {
  3603. case QETH_LINK_TYPE_HSTR:
  3604. case QETH_LINK_TYPE_LANE_TR:
  3605. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3606. (hdr_mac == QETH_TR_MAC_C) )
  3607. *(__u32 *)hdr->hdr.l2.flags |=
  3608. QETH_LAYER2_FLAG_MULTICAST << 8;
  3609. else
  3610. *(__u32 *)hdr->hdr.l2.flags |=
  3611. QETH_LAYER2_FLAG_UNICAST << 8;
  3612. break;
  3613. /* eth or so multicast? */
  3614. default:
  3615. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3616. (hdr_mac==QETH_ETH_MAC_V6) )
  3617. *(__u32 *)hdr->hdr.l2.flags |=
  3618. QETH_LAYER2_FLAG_MULTICAST << 8;
  3619. else
  3620. *(__u32 *)hdr->hdr.l2.flags |=
  3621. QETH_LAYER2_FLAG_UNICAST << 8;
  3622. }
  3623. }
  3624. static inline void
  3625. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3626. struct sk_buff *skb, int cast_type)
  3627. {
  3628. memset(hdr, 0, sizeof(struct qeth_hdr));
  3629. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3630. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3631. if (cast_type==RTN_MULTICAST)
  3632. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3633. else if (cast_type==RTN_BROADCAST)
  3634. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3635. else
  3636. qeth_layer2_get_packet_type(card, hdr, skb);
  3637. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3638. #ifdef CONFIG_QETH_VLAN
  3639. /* VSWITCH relies on the VLAN
  3640. * information to be present in
  3641. * the QDIO header */
  3642. if ((card->vlangrp != NULL) &&
  3643. vlan_tx_tag_present(skb)) {
  3644. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3645. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3646. }
  3647. #endif
  3648. }
  3649. void
  3650. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3651. struct sk_buff *skb, int ipv, int cast_type)
  3652. {
  3653. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3654. memset(hdr, 0, sizeof(struct qeth_hdr));
  3655. if (card->options.layer2) {
  3656. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3657. return;
  3658. }
  3659. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3660. hdr->hdr.l3.ext_flags = 0;
  3661. #ifdef CONFIG_QETH_VLAN
  3662. /*
  3663. * before we're going to overwrite this location with next hop ip.
  3664. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3665. */
  3666. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3667. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3668. QETH_HDR_EXT_VLAN_FRAME :
  3669. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3670. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3671. }
  3672. #endif /* CONFIG_QETH_VLAN */
  3673. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3674. if (ipv == 4) { /* IPv4 */
  3675. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3676. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3677. if ((skb->dst) && (skb->dst->neighbour)) {
  3678. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3679. *((u32 *) skb->dst->neighbour->primary_key);
  3680. } else {
  3681. /* fill in destination address used in ip header */
  3682. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) = skb->nh.iph->daddr;
  3683. }
  3684. } else if (ipv == 6) { /* IPv6 or passthru */
  3685. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3686. if ((skb->dst) && (skb->dst->neighbour)) {
  3687. memcpy(hdr->hdr.l3.dest_addr,
  3688. skb->dst->neighbour->primary_key, 16);
  3689. } else {
  3690. /* fill in destination address used in ip header */
  3691. memcpy(hdr->hdr.l3.dest_addr, &skb->nh.ipv6h->daddr, 16);
  3692. }
  3693. } else { /* passthrough */
  3694. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3695. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3696. sizeof(__u16), skb->dev->broadcast, 6)) {
  3697. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3698. QETH_HDR_PASSTHRU;
  3699. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3700. skb->dev->broadcast, 6)) { /* broadcast? */
  3701. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3702. QETH_HDR_PASSTHRU;
  3703. } else {
  3704. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3705. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3706. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3707. }
  3708. }
  3709. }
  3710. static inline void
  3711. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3712. int is_tso, int *next_element_to_fill)
  3713. {
  3714. int length = skb->len;
  3715. int length_here;
  3716. int element;
  3717. char *data;
  3718. int first_lap ;
  3719. element = *next_element_to_fill;
  3720. data = skb->data;
  3721. first_lap = (is_tso == 0 ? 1 : 0);
  3722. while (length > 0) {
  3723. /* length_here is the remaining amount of data in this page */
  3724. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3725. if (length < length_here)
  3726. length_here = length;
  3727. buffer->element[element].addr = data;
  3728. buffer->element[element].length = length_here;
  3729. length -= length_here;
  3730. if (!length) {
  3731. if (first_lap)
  3732. buffer->element[element].flags = 0;
  3733. else
  3734. buffer->element[element].flags =
  3735. SBAL_FLAGS_LAST_FRAG;
  3736. } else {
  3737. if (first_lap)
  3738. buffer->element[element].flags =
  3739. SBAL_FLAGS_FIRST_FRAG;
  3740. else
  3741. buffer->element[element].flags =
  3742. SBAL_FLAGS_MIDDLE_FRAG;
  3743. }
  3744. data += length_here;
  3745. element++;
  3746. first_lap = 0;
  3747. }
  3748. *next_element_to_fill = element;
  3749. }
  3750. static inline int
  3751. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3752. struct qeth_qdio_out_buffer *buf,
  3753. struct sk_buff *skb)
  3754. {
  3755. struct qdio_buffer *buffer;
  3756. struct qeth_hdr_tso *hdr;
  3757. int flush_cnt = 0, hdr_len, large_send = 0;
  3758. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3759. buffer = buf->buffer;
  3760. atomic_inc(&skb->users);
  3761. skb_queue_tail(&buf->skb_list, skb);
  3762. hdr = (struct qeth_hdr_tso *) skb->data;
  3763. /*check first on TSO ....*/
  3764. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3765. int element = buf->next_element_to_fill;
  3766. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3767. /*fill first buffer entry only with header information */
  3768. buffer->element[element].addr = skb->data;
  3769. buffer->element[element].length = hdr_len;
  3770. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3771. buf->next_element_to_fill++;
  3772. skb->data += hdr_len;
  3773. skb->len -= hdr_len;
  3774. large_send = 1;
  3775. }
  3776. if (skb_shinfo(skb)->nr_frags == 0)
  3777. __qeth_fill_buffer(skb, buffer, large_send,
  3778. (int *)&buf->next_element_to_fill);
  3779. else
  3780. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3781. (int *)&buf->next_element_to_fill);
  3782. if (!queue->do_pack) {
  3783. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3784. /* set state to PRIMED -> will be flushed */
  3785. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3786. flush_cnt = 1;
  3787. } else {
  3788. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3789. #ifdef CONFIG_QETH_PERF_STATS
  3790. queue->card->perf_stats.skbs_sent_pack++;
  3791. #endif
  3792. if (buf->next_element_to_fill >=
  3793. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3794. /*
  3795. * packed buffer if full -> set state PRIMED
  3796. * -> will be flushed
  3797. */
  3798. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3799. flush_cnt = 1;
  3800. }
  3801. }
  3802. return flush_cnt;
  3803. }
  3804. static inline int
  3805. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3806. struct sk_buff *skb, struct qeth_hdr *hdr,
  3807. int elements_needed,
  3808. struct qeth_eddp_context *ctx)
  3809. {
  3810. struct qeth_qdio_out_buffer *buffer;
  3811. int buffers_needed = 0;
  3812. int flush_cnt = 0;
  3813. int index;
  3814. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3815. /* spin until we get the queue ... */
  3816. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3817. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3818. /* ... now we've got the queue */
  3819. index = queue->next_buf_to_fill;
  3820. buffer = &queue->bufs[queue->next_buf_to_fill];
  3821. /*
  3822. * check if buffer is empty to make sure that we do not 'overtake'
  3823. * ourselves and try to fill a buffer that is already primed
  3824. */
  3825. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3826. card->stats.tx_dropped++;
  3827. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3828. return -EBUSY;
  3829. }
  3830. if (ctx == NULL)
  3831. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3832. QDIO_MAX_BUFFERS_PER_Q;
  3833. else {
  3834. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  3835. if (buffers_needed < 0) {
  3836. card->stats.tx_dropped++;
  3837. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3838. return -EBUSY;
  3839. }
  3840. queue->next_buf_to_fill =
  3841. (queue->next_buf_to_fill + buffers_needed) %
  3842. QDIO_MAX_BUFFERS_PER_Q;
  3843. }
  3844. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3845. if (ctx == NULL) {
  3846. qeth_fill_buffer(queue, buffer, skb);
  3847. qeth_flush_buffers(queue, 0, index, 1);
  3848. } else {
  3849. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  3850. WARN_ON(buffers_needed != flush_cnt);
  3851. qeth_flush_buffers(queue, 0, index, flush_cnt);
  3852. }
  3853. return 0;
  3854. }
  3855. static inline int
  3856. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3857. struct sk_buff *skb, struct qeth_hdr *hdr,
  3858. int elements_needed, struct qeth_eddp_context *ctx)
  3859. {
  3860. struct qeth_qdio_out_buffer *buffer;
  3861. int start_index;
  3862. int flush_count = 0;
  3863. int do_pack = 0;
  3864. int tmp;
  3865. int rc = 0;
  3866. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  3867. /* spin until we get the queue ... */
  3868. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3869. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3870. start_index = queue->next_buf_to_fill;
  3871. buffer = &queue->bufs[queue->next_buf_to_fill];
  3872. /*
  3873. * check if buffer is empty to make sure that we do not 'overtake'
  3874. * ourselves and try to fill a buffer that is already primed
  3875. */
  3876. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY){
  3877. card->stats.tx_dropped++;
  3878. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3879. return -EBUSY;
  3880. }
  3881. /* check if we need to switch packing state of this queue */
  3882. qeth_switch_to_packing_if_needed(queue);
  3883. if (queue->do_pack){
  3884. do_pack = 1;
  3885. if (ctx == NULL) {
  3886. /* does packet fit in current buffer? */
  3887. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  3888. buffer->next_element_to_fill) < elements_needed){
  3889. /* ... no -> set state PRIMED */
  3890. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  3891. flush_count++;
  3892. queue->next_buf_to_fill =
  3893. (queue->next_buf_to_fill + 1) %
  3894. QDIO_MAX_BUFFERS_PER_Q;
  3895. buffer = &queue->bufs[queue->next_buf_to_fill];
  3896. /* we did a step forward, so check buffer state
  3897. * again */
  3898. if (atomic_read(&buffer->state) !=
  3899. QETH_QDIO_BUF_EMPTY){
  3900. card->stats.tx_dropped++;
  3901. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3902. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3903. return -EBUSY;
  3904. }
  3905. }
  3906. } else {
  3907. /* check if we have enough elements (including following
  3908. * free buffers) to handle eddp context */
  3909. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  3910. printk("eddp tx_dropped 1\n");
  3911. card->stats.tx_dropped++;
  3912. rc = -EBUSY;
  3913. goto out;
  3914. }
  3915. }
  3916. }
  3917. if (ctx == NULL)
  3918. tmp = qeth_fill_buffer(queue, buffer, skb);
  3919. else {
  3920. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  3921. if (tmp < 0) {
  3922. printk("eddp tx_dropped 2\n");
  3923. card->stats.tx_dropped++;
  3924. rc = - EBUSY;
  3925. goto out;
  3926. }
  3927. }
  3928. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3929. QDIO_MAX_BUFFERS_PER_Q;
  3930. flush_count += tmp;
  3931. out:
  3932. if (flush_count)
  3933. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3934. else if (!atomic_read(&queue->set_pci_flags_count))
  3935. atomic_swap(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3936. /*
  3937. * queue->state will go from LOCKED -> UNLOCKED or from
  3938. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3939. * (switch packing state or flush buffer to get another pci flag out).
  3940. * In that case we will enter this loop
  3941. */
  3942. while (atomic_dec_return(&queue->state)){
  3943. flush_count = 0;
  3944. start_index = queue->next_buf_to_fill;
  3945. /* check if we can go back to non-packing state */
  3946. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3947. /*
  3948. * check if we need to flush a packing buffer to get a pci
  3949. * flag out on the queue
  3950. */
  3951. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3952. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3953. if (flush_count)
  3954. qeth_flush_buffers(queue, 0, start_index, flush_count);
  3955. }
  3956. /* at this point the queue is UNLOCKED again */
  3957. #ifdef CONFIG_QETH_PERF_STATS
  3958. if (do_pack)
  3959. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3960. #endif /* CONFIG_QETH_PERF_STATS */
  3961. return rc;
  3962. }
  3963. static inline int
  3964. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3965. struct sk_buff *skb, int elems)
  3966. {
  3967. int elements_needed = 0;
  3968. if (skb_shinfo(skb)->nr_frags > 0) {
  3969. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  3970. }
  3971. if (elements_needed == 0 )
  3972. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  3973. + skb->len) >> PAGE_SHIFT);
  3974. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  3975. PRINT_ERR("qeth_do_send_packet: invalid size of "
  3976. "IP packet (Number=%d / Length=%d). Discarded.\n",
  3977. (elements_needed+elems), skb->len);
  3978. return 0;
  3979. }
  3980. return elements_needed;
  3981. }
  3982. static inline int
  3983. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  3984. {
  3985. int ipv = 0;
  3986. int cast_type;
  3987. struct qeth_qdio_out_q *queue;
  3988. struct qeth_hdr *hdr = NULL;
  3989. int elements_needed = 0;
  3990. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  3991. struct qeth_eddp_context *ctx = NULL;
  3992. int tx_bytes = skb->len;
  3993. int rc;
  3994. QETH_DBF_TEXT(trace, 6, "sendpkt");
  3995. if (!card->options.layer2) {
  3996. ipv = qeth_get_ip_version(skb);
  3997. if ((card->dev->hard_header == qeth_fake_header) && ipv) {
  3998. if ((skb = qeth_pskb_unshare(skb,GFP_ATOMIC)) == NULL) {
  3999. card->stats.tx_dropped++;
  4000. dev_kfree_skb_irq(skb);
  4001. return 0;
  4002. }
  4003. if(card->dev->type == ARPHRD_IEEE802_TR){
  4004. skb_pull(skb, QETH_FAKE_LL_LEN_TR);
  4005. } else {
  4006. skb_pull(skb, QETH_FAKE_LL_LEN_ETH);
  4007. }
  4008. }
  4009. }
  4010. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  4011. (skb->protocol == htons(ETH_P_IPV6))) {
  4012. dev_kfree_skb_any(skb);
  4013. return 0;
  4014. }
  4015. cast_type = qeth_get_cast_type(card, skb);
  4016. if ((cast_type == RTN_BROADCAST) &&
  4017. (card->info.broadcast_capable == 0)){
  4018. card->stats.tx_dropped++;
  4019. card->stats.tx_errors++;
  4020. dev_kfree_skb_any(skb);
  4021. return NETDEV_TX_OK;
  4022. }
  4023. queue = card->qdio.out_qs
  4024. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4025. if (skb_shinfo(skb)->tso_size)
  4026. large_send = card->options.large_send;
  4027. /*are we able to do TSO ? If so ,prepare and send it from here */
  4028. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4029. (cast_type == RTN_UNSPEC)) {
  4030. rc = qeth_tso_prepare_packet(card, skb, ipv, cast_type);
  4031. if (rc) {
  4032. card->stats.tx_dropped++;
  4033. card->stats.tx_errors++;
  4034. dev_kfree_skb_any(skb);
  4035. return NETDEV_TX_OK;
  4036. }
  4037. elements_needed++;
  4038. } else {
  4039. if ((rc = qeth_prepare_skb(card, &skb, &hdr, ipv))) {
  4040. QETH_DBF_TEXT_(trace, 4, "pskbe%d", rc);
  4041. return rc;
  4042. }
  4043. if (card->info.type != QETH_CARD_TYPE_OSN)
  4044. qeth_fill_header(card, hdr, skb, ipv, cast_type);
  4045. }
  4046. if (large_send == QETH_LARGE_SEND_EDDP) {
  4047. ctx = qeth_eddp_create_context(card, skb, hdr);
  4048. if (ctx == NULL) {
  4049. PRINT_WARN("could not create eddp context\n");
  4050. return -EINVAL;
  4051. }
  4052. } else {
  4053. int elems = qeth_get_elements_no(card,(void*) hdr, skb,
  4054. elements_needed);
  4055. if (!elems)
  4056. return -EINVAL;
  4057. elements_needed += elems;
  4058. }
  4059. if (card->info.type != QETH_CARD_TYPE_IQD)
  4060. rc = qeth_do_send_packet(card, queue, skb, hdr,
  4061. elements_needed, ctx);
  4062. else
  4063. rc = qeth_do_send_packet_fast(card, queue, skb, hdr,
  4064. elements_needed, ctx);
  4065. if (!rc){
  4066. card->stats.tx_packets++;
  4067. card->stats.tx_bytes += tx_bytes;
  4068. #ifdef CONFIG_QETH_PERF_STATS
  4069. if (skb_shinfo(skb)->tso_size &&
  4070. !(large_send == QETH_LARGE_SEND_NO)) {
  4071. card->perf_stats.large_send_bytes += skb->len;
  4072. card->perf_stats.large_send_cnt++;
  4073. }
  4074. if (skb_shinfo(skb)->nr_frags > 0){
  4075. card->perf_stats.sg_skbs_sent++;
  4076. /* nr_frags + skb->data */
  4077. card->perf_stats.sg_frags_sent +=
  4078. skb_shinfo(skb)->nr_frags + 1;
  4079. }
  4080. #endif /* CONFIG_QETH_PERF_STATS */
  4081. }
  4082. if (ctx != NULL) {
  4083. /* drop creator's reference */
  4084. qeth_eddp_put_context(ctx);
  4085. /* free skb; it's not referenced by a buffer */
  4086. if (rc == 0)
  4087. dev_kfree_skb_any(skb);
  4088. }
  4089. return rc;
  4090. }
  4091. static int
  4092. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4093. {
  4094. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4095. int rc = 0;
  4096. switch(regnum){
  4097. case MII_BMCR: /* Basic mode control register */
  4098. rc = BMCR_FULLDPLX;
  4099. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4100. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4101. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4102. rc |= BMCR_SPEED100;
  4103. break;
  4104. case MII_BMSR: /* Basic mode status register */
  4105. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4106. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4107. BMSR_100BASE4;
  4108. break;
  4109. case MII_PHYSID1: /* PHYS ID 1 */
  4110. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4111. dev->dev_addr[2];
  4112. rc = (rc >> 5) & 0xFFFF;
  4113. break;
  4114. case MII_PHYSID2: /* PHYS ID 2 */
  4115. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4116. break;
  4117. case MII_ADVERTISE: /* Advertisement control reg */
  4118. rc = ADVERTISE_ALL;
  4119. break;
  4120. case MII_LPA: /* Link partner ability reg */
  4121. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4122. LPA_100BASE4 | LPA_LPACK;
  4123. break;
  4124. case MII_EXPANSION: /* Expansion register */
  4125. break;
  4126. case MII_DCOUNTER: /* disconnect counter */
  4127. break;
  4128. case MII_FCSCOUNTER: /* false carrier counter */
  4129. break;
  4130. case MII_NWAYTEST: /* N-way auto-neg test register */
  4131. break;
  4132. case MII_RERRCOUNTER: /* rx error counter */
  4133. rc = card->stats.rx_errors;
  4134. break;
  4135. case MII_SREVISION: /* silicon revision */
  4136. break;
  4137. case MII_RESV1: /* reserved 1 */
  4138. break;
  4139. case MII_LBRERROR: /* loopback, rx, bypass error */
  4140. break;
  4141. case MII_PHYADDR: /* physical address */
  4142. break;
  4143. case MII_RESV2: /* reserved 2 */
  4144. break;
  4145. case MII_TPISTATUS: /* TPI status for 10mbps */
  4146. break;
  4147. case MII_NCONFIG: /* network interface config */
  4148. break;
  4149. default:
  4150. break;
  4151. }
  4152. return rc;
  4153. }
  4154. static inline const char *
  4155. qeth_arp_get_error_cause(int *rc)
  4156. {
  4157. switch (*rc) {
  4158. case QETH_IPA_ARP_RC_FAILED:
  4159. *rc = -EIO;
  4160. return "operation failed";
  4161. case QETH_IPA_ARP_RC_NOTSUPP:
  4162. *rc = -EOPNOTSUPP;
  4163. return "operation not supported";
  4164. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4165. *rc = -EINVAL;
  4166. return "argument out of range";
  4167. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4168. *rc = -EOPNOTSUPP;
  4169. return "query operation not supported";
  4170. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4171. *rc = -ENOENT;
  4172. return "no query data available";
  4173. default:
  4174. return "unknown error";
  4175. }
  4176. }
  4177. static int
  4178. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4179. __u16, long);
  4180. static int
  4181. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4182. {
  4183. int tmp;
  4184. int rc;
  4185. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4186. /*
  4187. * currently GuestLAN only supports the ARP assist function
  4188. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4189. * thus we say EOPNOTSUPP for this ARP function
  4190. */
  4191. if (card->info.guestlan)
  4192. return -EOPNOTSUPP;
  4193. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4194. PRINT_WARN("ARP processing not supported "
  4195. "on %s!\n", QETH_CARD_IFNAME(card));
  4196. return -EOPNOTSUPP;
  4197. }
  4198. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4199. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4200. no_entries);
  4201. if (rc) {
  4202. tmp = rc;
  4203. PRINT_WARN("Could not set number of ARP entries on %s: "
  4204. "%s (0x%x/%d)\n",
  4205. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4206. tmp, tmp);
  4207. }
  4208. return rc;
  4209. }
  4210. static inline void
  4211. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4212. struct qeth_arp_query_data *qdata,
  4213. int entry_size, int uentry_size)
  4214. {
  4215. char *entry_ptr;
  4216. char *uentry_ptr;
  4217. int i;
  4218. entry_ptr = (char *)&qdata->data;
  4219. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4220. for (i = 0; i < qdata->no_entries; ++i){
  4221. /* strip off 32 bytes "media specific information" */
  4222. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4223. entry_ptr += entry_size;
  4224. uentry_ptr += uentry_size;
  4225. }
  4226. }
  4227. static int
  4228. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4229. unsigned long data)
  4230. {
  4231. struct qeth_ipa_cmd *cmd;
  4232. struct qeth_arp_query_data *qdata;
  4233. struct qeth_arp_query_info *qinfo;
  4234. int entry_size;
  4235. int uentry_size;
  4236. int i;
  4237. QETH_DBF_TEXT(trace,4,"arpquecb");
  4238. qinfo = (struct qeth_arp_query_info *) reply->param;
  4239. cmd = (struct qeth_ipa_cmd *) data;
  4240. if (cmd->hdr.return_code) {
  4241. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4242. return 0;
  4243. }
  4244. if (cmd->data.setassparms.hdr.return_code) {
  4245. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4246. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4247. return 0;
  4248. }
  4249. qdata = &cmd->data.setassparms.data.query_arp;
  4250. switch(qdata->reply_bits){
  4251. case 5:
  4252. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4253. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4254. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4255. break;
  4256. case 7:
  4257. /* fall through to default */
  4258. default:
  4259. /* tr is the same as eth -> entry7 */
  4260. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4261. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4262. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4263. break;
  4264. }
  4265. /* check if there is enough room in userspace */
  4266. if ((qinfo->udata_len - qinfo->udata_offset) <
  4267. qdata->no_entries * uentry_size){
  4268. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4269. cmd->hdr.return_code = -ENOMEM;
  4270. PRINT_WARN("query ARP user space buffer is too small for "
  4271. "the returned number of ARP entries. "
  4272. "Aborting query!\n");
  4273. goto out_error;
  4274. }
  4275. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4276. cmd->data.setassparms.hdr.number_of_replies);
  4277. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4278. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4279. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4280. /* strip off "media specific information" */
  4281. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4282. uentry_size);
  4283. } else
  4284. /*copy entries to user buffer*/
  4285. memcpy(qinfo->udata + qinfo->udata_offset,
  4286. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4287. qinfo->no_entries += qdata->no_entries;
  4288. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4289. /* check if all replies received ... */
  4290. if (cmd->data.setassparms.hdr.seq_no <
  4291. cmd->data.setassparms.hdr.number_of_replies)
  4292. return 1;
  4293. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4294. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4295. * stripped entries from normal ones */
  4296. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4297. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4298. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4299. return 0;
  4300. out_error:
  4301. i = 0;
  4302. memcpy(qinfo->udata, &i, 4);
  4303. return 0;
  4304. }
  4305. static int
  4306. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4307. int len, int (*reply_cb)(struct qeth_card *,
  4308. struct qeth_reply *,
  4309. unsigned long),
  4310. void *reply_param)
  4311. {
  4312. QETH_DBF_TEXT(trace,4,"sendarp");
  4313. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4314. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4315. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4316. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4317. reply_cb, reply_param);
  4318. }
  4319. static int
  4320. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4321. int len, int (*reply_cb)(struct qeth_card *,
  4322. struct qeth_reply *,
  4323. unsigned long),
  4324. void *reply_param)
  4325. {
  4326. u16 s1, s2;
  4327. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4328. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4329. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4330. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4331. /* adjust PDU length fields in IPA_PDU_HEADER */
  4332. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4333. s2 = (u32) len;
  4334. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4335. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4336. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4337. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4338. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4339. reply_cb, reply_param);
  4340. }
  4341. static struct qeth_cmd_buffer *
  4342. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4343. __u16, __u16, enum qeth_prot_versions);
  4344. static int
  4345. qeth_arp_query(struct qeth_card *card, char *udata)
  4346. {
  4347. struct qeth_cmd_buffer *iob;
  4348. struct qeth_arp_query_info qinfo = {0, };
  4349. int tmp;
  4350. int rc;
  4351. QETH_DBF_TEXT(trace,3,"arpquery");
  4352. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4353. IPA_ARP_PROCESSING)) {
  4354. PRINT_WARN("ARP processing not supported "
  4355. "on %s!\n", QETH_CARD_IFNAME(card));
  4356. return -EOPNOTSUPP;
  4357. }
  4358. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4359. if (copy_from_user(&qinfo, udata, 6))
  4360. return -EFAULT;
  4361. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL)))
  4362. return -ENOMEM;
  4363. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4364. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4365. IPA_CMD_ASS_ARP_QUERY_INFO,
  4366. sizeof(int),QETH_PROT_IPV4);
  4367. rc = qeth_send_ipa_arp_cmd(card, iob,
  4368. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4369. qeth_arp_query_cb, (void *)&qinfo);
  4370. if (rc) {
  4371. tmp = rc;
  4372. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4373. "(0x%x/%d)\n",
  4374. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4375. tmp, tmp);
  4376. copy_to_user(udata, qinfo.udata, 4);
  4377. } else {
  4378. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4379. }
  4380. kfree(qinfo.udata);
  4381. return rc;
  4382. }
  4383. /**
  4384. * SNMP command callback
  4385. */
  4386. static int
  4387. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4388. unsigned long sdata)
  4389. {
  4390. struct qeth_ipa_cmd *cmd;
  4391. struct qeth_arp_query_info *qinfo;
  4392. struct qeth_snmp_cmd *snmp;
  4393. unsigned char *data;
  4394. __u16 data_len;
  4395. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4396. cmd = (struct qeth_ipa_cmd *) sdata;
  4397. data = (unsigned char *)((char *)cmd - reply->offset);
  4398. qinfo = (struct qeth_arp_query_info *) reply->param;
  4399. snmp = &cmd->data.setadapterparms.data.snmp;
  4400. if (cmd->hdr.return_code) {
  4401. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4402. return 0;
  4403. }
  4404. if (cmd->data.setadapterparms.hdr.return_code) {
  4405. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4406. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4407. return 0;
  4408. }
  4409. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4410. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4411. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4412. else
  4413. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4414. /* check if there is enough room in userspace */
  4415. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4416. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4417. cmd->hdr.return_code = -ENOMEM;
  4418. return 0;
  4419. }
  4420. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4421. cmd->data.setadapterparms.hdr.used_total);
  4422. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4423. /*copy entries to user buffer*/
  4424. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4425. memcpy(qinfo->udata + qinfo->udata_offset,
  4426. (char *)snmp,
  4427. data_len + offsetof(struct qeth_snmp_cmd,data));
  4428. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4429. } else {
  4430. memcpy(qinfo->udata + qinfo->udata_offset,
  4431. (char *)&snmp->request, data_len);
  4432. }
  4433. qinfo->udata_offset += data_len;
  4434. /* check if all replies received ... */
  4435. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4436. cmd->data.setadapterparms.hdr.used_total);
  4437. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4438. cmd->data.setadapterparms.hdr.seq_no);
  4439. if (cmd->data.setadapterparms.hdr.seq_no <
  4440. cmd->data.setadapterparms.hdr.used_total)
  4441. return 1;
  4442. return 0;
  4443. }
  4444. static struct qeth_cmd_buffer *
  4445. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4446. enum qeth_prot_versions );
  4447. static struct qeth_cmd_buffer *
  4448. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4449. {
  4450. struct qeth_cmd_buffer *iob;
  4451. struct qeth_ipa_cmd *cmd;
  4452. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4453. QETH_PROT_IPV4);
  4454. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4455. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4456. cmd->data.setadapterparms.hdr.command_code = command;
  4457. cmd->data.setadapterparms.hdr.used_total = 1;
  4458. cmd->data.setadapterparms.hdr.seq_no = 1;
  4459. return iob;
  4460. }
  4461. /**
  4462. * function to send SNMP commands to OSA-E card
  4463. */
  4464. static int
  4465. qeth_snmp_command(struct qeth_card *card, char *udata)
  4466. {
  4467. struct qeth_cmd_buffer *iob;
  4468. struct qeth_ipa_cmd *cmd;
  4469. struct qeth_snmp_ureq *ureq;
  4470. int req_len;
  4471. struct qeth_arp_query_info qinfo = {0, };
  4472. int rc = 0;
  4473. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4474. if (card->info.guestlan)
  4475. return -EOPNOTSUPP;
  4476. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4477. (!card->options.layer2) ) {
  4478. PRINT_WARN("SNMP Query MIBS not supported "
  4479. "on %s!\n", QETH_CARD_IFNAME(card));
  4480. return -EOPNOTSUPP;
  4481. }
  4482. /* skip 4 bytes (data_len struct member) to get req_len */
  4483. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4484. return -EFAULT;
  4485. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4486. if (!ureq) {
  4487. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4488. return -ENOMEM;
  4489. }
  4490. if (copy_from_user(ureq, udata,
  4491. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4492. kfree(ureq);
  4493. return -EFAULT;
  4494. }
  4495. qinfo.udata_len = ureq->hdr.data_len;
  4496. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL))){
  4497. kfree(ureq);
  4498. return -ENOMEM;
  4499. }
  4500. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4501. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4502. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4503. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4504. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4505. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4506. qeth_snmp_command_cb, (void *)&qinfo);
  4507. if (rc)
  4508. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4509. QETH_CARD_IFNAME(card), rc);
  4510. else
  4511. copy_to_user(udata, qinfo.udata, qinfo.udata_len);
  4512. kfree(ureq);
  4513. kfree(qinfo.udata);
  4514. return rc;
  4515. }
  4516. static int
  4517. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4518. unsigned long);
  4519. static int
  4520. qeth_default_setadapterparms_cb(struct qeth_card *card,
  4521. struct qeth_reply *reply,
  4522. unsigned long data);
  4523. static int
  4524. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4525. __u16, long,
  4526. int (*reply_cb)
  4527. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4528. void *reply_param);
  4529. static int
  4530. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4531. {
  4532. struct qeth_cmd_buffer *iob;
  4533. char buf[16];
  4534. int tmp;
  4535. int rc;
  4536. QETH_DBF_TEXT(trace,3,"arpadent");
  4537. /*
  4538. * currently GuestLAN only supports the ARP assist function
  4539. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4540. * thus we say EOPNOTSUPP for this ARP function
  4541. */
  4542. if (card->info.guestlan)
  4543. return -EOPNOTSUPP;
  4544. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4545. PRINT_WARN("ARP processing not supported "
  4546. "on %s!\n", QETH_CARD_IFNAME(card));
  4547. return -EOPNOTSUPP;
  4548. }
  4549. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4550. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4551. sizeof(struct qeth_arp_cache_entry),
  4552. QETH_PROT_IPV4);
  4553. rc = qeth_send_setassparms(card, iob,
  4554. sizeof(struct qeth_arp_cache_entry),
  4555. (unsigned long) entry,
  4556. qeth_default_setassparms_cb, NULL);
  4557. if (rc) {
  4558. tmp = rc;
  4559. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4560. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4561. "%s (0x%x/%d)\n",
  4562. buf, QETH_CARD_IFNAME(card),
  4563. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4564. }
  4565. return rc;
  4566. }
  4567. static int
  4568. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4569. {
  4570. struct qeth_cmd_buffer *iob;
  4571. char buf[16] = {0, };
  4572. int tmp;
  4573. int rc;
  4574. QETH_DBF_TEXT(trace,3,"arprment");
  4575. /*
  4576. * currently GuestLAN only supports the ARP assist function
  4577. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4578. * thus we say EOPNOTSUPP for this ARP function
  4579. */
  4580. if (card->info.guestlan)
  4581. return -EOPNOTSUPP;
  4582. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4583. PRINT_WARN("ARP processing not supported "
  4584. "on %s!\n", QETH_CARD_IFNAME(card));
  4585. return -EOPNOTSUPP;
  4586. }
  4587. memcpy(buf, entry, 12);
  4588. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4589. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4590. 12,
  4591. QETH_PROT_IPV4);
  4592. rc = qeth_send_setassparms(card, iob,
  4593. 12, (unsigned long)buf,
  4594. qeth_default_setassparms_cb, NULL);
  4595. if (rc) {
  4596. tmp = rc;
  4597. memset(buf, 0, 16);
  4598. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4599. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4600. "%s (0x%x/%d)\n",
  4601. buf, QETH_CARD_IFNAME(card),
  4602. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4603. }
  4604. return rc;
  4605. }
  4606. static int
  4607. qeth_arp_flush_cache(struct qeth_card *card)
  4608. {
  4609. int rc;
  4610. int tmp;
  4611. QETH_DBF_TEXT(trace,3,"arpflush");
  4612. /*
  4613. * currently GuestLAN only supports the ARP assist function
  4614. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4615. * thus we say EOPNOTSUPP for this ARP function
  4616. */
  4617. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4618. return -EOPNOTSUPP;
  4619. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4620. PRINT_WARN("ARP processing not supported "
  4621. "on %s!\n", QETH_CARD_IFNAME(card));
  4622. return -EOPNOTSUPP;
  4623. }
  4624. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4625. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4626. if (rc){
  4627. tmp = rc;
  4628. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4629. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4630. tmp, tmp);
  4631. }
  4632. return rc;
  4633. }
  4634. static int
  4635. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4636. {
  4637. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4638. struct qeth_arp_cache_entry arp_entry;
  4639. struct mii_ioctl_data *mii_data;
  4640. int rc = 0;
  4641. if (!card)
  4642. return -ENODEV;
  4643. if ((card->state != CARD_STATE_UP) &&
  4644. (card->state != CARD_STATE_SOFTSETUP))
  4645. return -ENODEV;
  4646. if (card->info.type == QETH_CARD_TYPE_OSN)
  4647. return -EPERM;
  4648. switch (cmd){
  4649. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4650. if ( !capable(CAP_NET_ADMIN) ||
  4651. (card->options.layer2) ) {
  4652. rc = -EPERM;
  4653. break;
  4654. }
  4655. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4656. break;
  4657. case SIOC_QETH_ARP_QUERY_INFO:
  4658. if ( !capable(CAP_NET_ADMIN) ||
  4659. (card->options.layer2) ) {
  4660. rc = -EPERM;
  4661. break;
  4662. }
  4663. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4664. break;
  4665. case SIOC_QETH_ARP_ADD_ENTRY:
  4666. if ( !capable(CAP_NET_ADMIN) ||
  4667. (card->options.layer2) ) {
  4668. rc = -EPERM;
  4669. break;
  4670. }
  4671. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4672. sizeof(struct qeth_arp_cache_entry)))
  4673. rc = -EFAULT;
  4674. else
  4675. rc = qeth_arp_add_entry(card, &arp_entry);
  4676. break;
  4677. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4678. if ( !capable(CAP_NET_ADMIN) ||
  4679. (card->options.layer2) ) {
  4680. rc = -EPERM;
  4681. break;
  4682. }
  4683. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4684. sizeof(struct qeth_arp_cache_entry)))
  4685. rc = -EFAULT;
  4686. else
  4687. rc = qeth_arp_remove_entry(card, &arp_entry);
  4688. break;
  4689. case SIOC_QETH_ARP_FLUSH_CACHE:
  4690. if ( !capable(CAP_NET_ADMIN) ||
  4691. (card->options.layer2) ) {
  4692. rc = -EPERM;
  4693. break;
  4694. }
  4695. rc = qeth_arp_flush_cache(card);
  4696. break;
  4697. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4698. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4699. break;
  4700. case SIOC_QETH_GET_CARD_TYPE:
  4701. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4702. !card->info.guestlan)
  4703. return 1;
  4704. return 0;
  4705. break;
  4706. case SIOCGMIIPHY:
  4707. mii_data = if_mii(rq);
  4708. mii_data->phy_id = 0;
  4709. break;
  4710. case SIOCGMIIREG:
  4711. mii_data = if_mii(rq);
  4712. if (mii_data->phy_id != 0)
  4713. rc = -EINVAL;
  4714. else
  4715. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4716. mii_data->reg_num);
  4717. break;
  4718. default:
  4719. rc = -EOPNOTSUPP;
  4720. }
  4721. if (rc)
  4722. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4723. return rc;
  4724. }
  4725. static struct net_device_stats *
  4726. qeth_get_stats(struct net_device *dev)
  4727. {
  4728. struct qeth_card *card;
  4729. card = (struct qeth_card *) (dev->priv);
  4730. QETH_DBF_TEXT(trace,5,"getstat");
  4731. return &card->stats;
  4732. }
  4733. static int
  4734. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4735. {
  4736. struct qeth_card *card;
  4737. char dbf_text[15];
  4738. card = (struct qeth_card *) (dev->priv);
  4739. QETH_DBF_TEXT(trace,4,"chgmtu");
  4740. sprintf(dbf_text, "%8x", new_mtu);
  4741. QETH_DBF_TEXT(trace,4,dbf_text);
  4742. if (new_mtu < 64)
  4743. return -EINVAL;
  4744. if (new_mtu > 65535)
  4745. return -EINVAL;
  4746. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4747. (!qeth_mtu_is_valid(card, new_mtu)))
  4748. return -EINVAL;
  4749. dev->mtu = new_mtu;
  4750. return 0;
  4751. }
  4752. #ifdef CONFIG_QETH_VLAN
  4753. static void
  4754. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4755. {
  4756. struct qeth_card *card;
  4757. unsigned long flags;
  4758. QETH_DBF_TEXT(trace,4,"vlanreg");
  4759. card = (struct qeth_card *) dev->priv;
  4760. spin_lock_irqsave(&card->vlanlock, flags);
  4761. card->vlangrp = grp;
  4762. spin_unlock_irqrestore(&card->vlanlock, flags);
  4763. }
  4764. static inline void
  4765. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4766. unsigned short vid)
  4767. {
  4768. int i;
  4769. struct sk_buff *skb;
  4770. struct sk_buff_head tmp_list;
  4771. skb_queue_head_init(&tmp_list);
  4772. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  4773. while ((skb = skb_dequeue(&buf->skb_list))){
  4774. if (vlan_tx_tag_present(skb) &&
  4775. (vlan_tx_tag_get(skb) == vid)) {
  4776. atomic_dec(&skb->users);
  4777. dev_kfree_skb(skb);
  4778. } else
  4779. skb_queue_tail(&tmp_list, skb);
  4780. }
  4781. }
  4782. while ((skb = skb_dequeue(&tmp_list)))
  4783. skb_queue_tail(&buf->skb_list, skb);
  4784. }
  4785. static void
  4786. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  4787. {
  4788. int i, j;
  4789. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  4790. for (i = 0; i < card->qdio.no_out_queues; ++i){
  4791. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  4792. qeth_free_vlan_buffer(card, &card->qdio.
  4793. out_qs[i]->bufs[j], vid);
  4794. }
  4795. }
  4796. static void
  4797. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  4798. {
  4799. struct in_device *in_dev;
  4800. struct in_ifaddr *ifa;
  4801. struct qeth_ipaddr *addr;
  4802. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  4803. rcu_read_lock();
  4804. in_dev = __in_dev_get_rcu(card->vlangrp->vlan_devices[vid]);
  4805. if (!in_dev)
  4806. goto out;
  4807. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  4808. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  4809. if (addr){
  4810. addr->u.a4.addr = ifa->ifa_address;
  4811. addr->u.a4.mask = ifa->ifa_mask;
  4812. addr->type = QETH_IP_TYPE_NORMAL;
  4813. if (!qeth_delete_ip(card, addr))
  4814. kfree(addr);
  4815. }
  4816. }
  4817. out:
  4818. rcu_read_unlock();
  4819. }
  4820. static void
  4821. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  4822. {
  4823. #ifdef CONFIG_QETH_IPV6
  4824. struct inet6_dev *in6_dev;
  4825. struct inet6_ifaddr *ifa;
  4826. struct qeth_ipaddr *addr;
  4827. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  4828. in6_dev = in6_dev_get(card->vlangrp->vlan_devices[vid]);
  4829. if (!in6_dev)
  4830. return;
  4831. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  4832. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  4833. if (addr){
  4834. memcpy(&addr->u.a6.addr, &ifa->addr,
  4835. sizeof(struct in6_addr));
  4836. addr->u.a6.pfxlen = ifa->prefix_len;
  4837. addr->type = QETH_IP_TYPE_NORMAL;
  4838. if (!qeth_delete_ip(card, addr))
  4839. kfree(addr);
  4840. }
  4841. }
  4842. in6_dev_put(in6_dev);
  4843. #endif /* CONFIG_QETH_IPV6 */
  4844. }
  4845. static void
  4846. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  4847. {
  4848. if (card->options.layer2 || !card->vlangrp)
  4849. return;
  4850. qeth_free_vlan_addresses4(card, vid);
  4851. qeth_free_vlan_addresses6(card, vid);
  4852. }
  4853. static int
  4854. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  4855. struct qeth_reply *reply,
  4856. unsigned long data)
  4857. {
  4858. struct qeth_ipa_cmd *cmd;
  4859. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  4860. cmd = (struct qeth_ipa_cmd *) data;
  4861. if (cmd->hdr.return_code) {
  4862. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  4863. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  4864. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  4865. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  4866. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  4867. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  4868. }
  4869. return 0;
  4870. }
  4871. static int
  4872. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  4873. enum qeth_ipa_cmds ipacmd)
  4874. {
  4875. struct qeth_ipa_cmd *cmd;
  4876. struct qeth_cmd_buffer *iob;
  4877. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  4878. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  4879. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4880. cmd->data.setdelvlan.vlan_id = i;
  4881. return qeth_send_ipa_cmd(card, iob,
  4882. qeth_layer2_send_setdelvlan_cb, NULL);
  4883. }
  4884. static void
  4885. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  4886. {
  4887. unsigned short i;
  4888. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  4889. if (!card->vlangrp)
  4890. return;
  4891. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  4892. if (card->vlangrp->vlan_devices[i] == NULL)
  4893. continue;
  4894. if (clear)
  4895. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  4896. else
  4897. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  4898. }
  4899. }
  4900. /*add_vid is layer 2 used only ....*/
  4901. static void
  4902. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  4903. {
  4904. struct qeth_card *card;
  4905. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  4906. card = (struct qeth_card *) dev->priv;
  4907. if (!card->options.layer2)
  4908. return;
  4909. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  4910. }
  4911. /*... kill_vid used for both modes*/
  4912. static void
  4913. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  4914. {
  4915. struct qeth_card *card;
  4916. unsigned long flags;
  4917. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  4918. card = (struct qeth_card *) dev->priv;
  4919. /* free all skbs for the vlan device */
  4920. qeth_free_vlan_skbs(card, vid);
  4921. spin_lock_irqsave(&card->vlanlock, flags);
  4922. /* unregister IP addresses of vlan device */
  4923. qeth_free_vlan_addresses(card, vid);
  4924. if (card->vlangrp)
  4925. card->vlangrp->vlan_devices[vid] = NULL;
  4926. spin_unlock_irqrestore(&card->vlanlock, flags);
  4927. if (card->options.layer2)
  4928. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  4929. qeth_set_multicast_list(card->dev);
  4930. }
  4931. #endif
  4932. /**
  4933. * Examine hardware response to SET_PROMISC_MODE
  4934. */
  4935. static int
  4936. qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  4937. struct qeth_reply *reply,
  4938. unsigned long data)
  4939. {
  4940. struct qeth_ipa_cmd *cmd;
  4941. struct qeth_ipacmd_setadpparms *setparms;
  4942. QETH_DBF_TEXT(trace,4,"prmadpcb");
  4943. cmd = (struct qeth_ipa_cmd *) data;
  4944. setparms = &(cmd->data.setadapterparms);
  4945. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  4946. if (cmd->hdr.return_code) {
  4947. QETH_DBF_TEXT_(trace,4,"prmrc%2.2x",cmd->hdr.return_code);
  4948. setparms->data.mode = SET_PROMISC_MODE_OFF;
  4949. }
  4950. card->info.promisc_mode = setparms->data.mode;
  4951. return 0;
  4952. }
  4953. /*
  4954. * Set promiscuous mode (on or off) (SET_PROMISC_MODE command)
  4955. */
  4956. static void
  4957. qeth_setadp_promisc_mode(struct qeth_card *card)
  4958. {
  4959. enum qeth_ipa_promisc_modes mode;
  4960. struct net_device *dev = card->dev;
  4961. struct qeth_cmd_buffer *iob;
  4962. struct qeth_ipa_cmd *cmd;
  4963. QETH_DBF_TEXT(trace, 4, "setprom");
  4964. if (((dev->flags & IFF_PROMISC) &&
  4965. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  4966. (!(dev->flags & IFF_PROMISC) &&
  4967. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  4968. return;
  4969. mode = SET_PROMISC_MODE_OFF;
  4970. if (dev->flags & IFF_PROMISC)
  4971. mode = SET_PROMISC_MODE_ON;
  4972. QETH_DBF_TEXT_(trace, 4, "mode:%x", mode);
  4973. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  4974. sizeof(struct qeth_ipacmd_setadpparms));
  4975. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  4976. cmd->data.setadapterparms.data.mode = mode;
  4977. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  4978. }
  4979. /**
  4980. * set multicast address on card
  4981. */
  4982. static void
  4983. qeth_set_multicast_list(struct net_device *dev)
  4984. {
  4985. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4986. if (card->info.type == QETH_CARD_TYPE_OSN)
  4987. return ;
  4988. QETH_DBF_TEXT(trace, 3, "setmulti");
  4989. qeth_delete_mc_addresses(card);
  4990. if (card->options.layer2) {
  4991. qeth_layer2_add_multicast(card);
  4992. goto out;
  4993. }
  4994. qeth_add_multicast_ipv4(card);
  4995. #ifdef CONFIG_QETH_IPV6
  4996. qeth_add_multicast_ipv6(card);
  4997. #endif
  4998. out:
  4999. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  5000. schedule_work(&card->kernel_thread_starter);
  5001. if (!qeth_adp_supported(card, IPA_SETADP_SET_PROMISC_MODE))
  5002. return;
  5003. if (qeth_set_thread_start_bit(card, QETH_SET_PROMISC_MODE_THREAD)==0)
  5004. schedule_work(&card->kernel_thread_starter);
  5005. }
  5006. static int
  5007. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  5008. {
  5009. return 0;
  5010. }
  5011. static void
  5012. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  5013. {
  5014. if (dev->type == ARPHRD_IEEE802_TR)
  5015. ip_tr_mc_map(ipm, mac);
  5016. else
  5017. ip_eth_mc_map(ipm, mac);
  5018. }
  5019. static struct qeth_ipaddr *
  5020. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  5021. {
  5022. struct qeth_ipaddr *addr;
  5023. addr = kzalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  5024. if (addr == NULL) {
  5025. PRINT_WARN("Not enough memory to add address\n");
  5026. return NULL;
  5027. }
  5028. addr->type = QETH_IP_TYPE_NORMAL;
  5029. addr->proto = prot;
  5030. return addr;
  5031. }
  5032. int
  5033. qeth_osn_assist(struct net_device *dev,
  5034. void *data,
  5035. int data_len)
  5036. {
  5037. struct qeth_cmd_buffer *iob;
  5038. struct qeth_card *card;
  5039. int rc;
  5040. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5041. if (!dev)
  5042. return -ENODEV;
  5043. card = (struct qeth_card *)dev->priv;
  5044. if (!card)
  5045. return -ENODEV;
  5046. if ((card->state != CARD_STATE_UP) &&
  5047. (card->state != CARD_STATE_SOFTSETUP))
  5048. return -ENODEV;
  5049. iob = qeth_wait_for_buffer(&card->write);
  5050. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5051. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5052. return rc;
  5053. }
  5054. static struct net_device *
  5055. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5056. {
  5057. struct qeth_card *card;
  5058. struct net_device *ndev;
  5059. unsigned char *readno;
  5060. __u16 temp_dev_no, card_dev_no;
  5061. char *endp;
  5062. unsigned long flags;
  5063. ndev = NULL;
  5064. memcpy(&temp_dev_no, read_dev_no, 2);
  5065. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5066. list_for_each_entry(card, &qeth_card_list.list, list) {
  5067. readno = CARD_RDEV_ID(card);
  5068. readno += (strlen(readno) - 4);
  5069. card_dev_no = simple_strtoul(readno, &endp, 16);
  5070. if (card_dev_no == temp_dev_no) {
  5071. ndev = card->dev;
  5072. break;
  5073. }
  5074. }
  5075. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5076. return ndev;
  5077. }
  5078. int
  5079. qeth_osn_register(unsigned char *read_dev_no,
  5080. struct net_device **dev,
  5081. int (*assist_cb)(struct net_device *, void *),
  5082. int (*data_cb)(struct sk_buff *))
  5083. {
  5084. struct qeth_card * card;
  5085. QETH_DBF_TEXT(trace, 2, "osnreg");
  5086. *dev = qeth_netdev_by_devno(read_dev_no);
  5087. if (*dev == NULL)
  5088. return -ENODEV;
  5089. card = (struct qeth_card *)(*dev)->priv;
  5090. if (!card)
  5091. return -ENODEV;
  5092. if ((assist_cb == NULL) || (data_cb == NULL))
  5093. return -EINVAL;
  5094. card->osn_info.assist_cb = assist_cb;
  5095. card->osn_info.data_cb = data_cb;
  5096. return 0;
  5097. }
  5098. void
  5099. qeth_osn_deregister(struct net_device * dev)
  5100. {
  5101. struct qeth_card *card;
  5102. QETH_DBF_TEXT(trace, 2, "osndereg");
  5103. if (!dev)
  5104. return;
  5105. card = (struct qeth_card *)dev->priv;
  5106. if (!card)
  5107. return;
  5108. card->osn_info.assist_cb = NULL;
  5109. card->osn_info.data_cb = NULL;
  5110. return;
  5111. }
  5112. static void
  5113. qeth_delete_mc_addresses(struct qeth_card *card)
  5114. {
  5115. struct qeth_ipaddr *iptodo;
  5116. unsigned long flags;
  5117. QETH_DBF_TEXT(trace,4,"delmc");
  5118. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5119. if (!iptodo) {
  5120. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5121. return;
  5122. }
  5123. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5124. spin_lock_irqsave(&card->ip_lock, flags);
  5125. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5126. kfree(iptodo);
  5127. spin_unlock_irqrestore(&card->ip_lock, flags);
  5128. }
  5129. static inline void
  5130. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5131. {
  5132. struct qeth_ipaddr *ipm;
  5133. struct ip_mc_list *im4;
  5134. char buf[MAX_ADDR_LEN];
  5135. QETH_DBF_TEXT(trace,4,"addmc");
  5136. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5137. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5138. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5139. if (!ipm)
  5140. continue;
  5141. ipm->u.a4.addr = im4->multiaddr;
  5142. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5143. ipm->is_multicast = 1;
  5144. if (!qeth_add_ip(card,ipm))
  5145. kfree(ipm);
  5146. }
  5147. }
  5148. static inline void
  5149. qeth_add_vlan_mc(struct qeth_card *card)
  5150. {
  5151. #ifdef CONFIG_QETH_VLAN
  5152. struct in_device *in_dev;
  5153. struct vlan_group *vg;
  5154. int i;
  5155. QETH_DBF_TEXT(trace,4,"addmcvl");
  5156. if ( ((card->options.layer2 == 0) &&
  5157. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5158. (card->vlangrp == NULL) )
  5159. return ;
  5160. vg = card->vlangrp;
  5161. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5162. if (vg->vlan_devices[i] == NULL ||
  5163. !(vg->vlan_devices[i]->flags & IFF_UP))
  5164. continue;
  5165. in_dev = in_dev_get(vg->vlan_devices[i]);
  5166. if (!in_dev)
  5167. continue;
  5168. read_lock(&in_dev->mc_list_lock);
  5169. qeth_add_mc(card,in_dev);
  5170. read_unlock(&in_dev->mc_list_lock);
  5171. in_dev_put(in_dev);
  5172. }
  5173. #endif
  5174. }
  5175. static void
  5176. qeth_add_multicast_ipv4(struct qeth_card *card)
  5177. {
  5178. struct in_device *in4_dev;
  5179. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5180. in4_dev = in_dev_get(card->dev);
  5181. if (in4_dev == NULL)
  5182. return;
  5183. read_lock(&in4_dev->mc_list_lock);
  5184. qeth_add_mc(card, in4_dev);
  5185. qeth_add_vlan_mc(card);
  5186. read_unlock(&in4_dev->mc_list_lock);
  5187. in_dev_put(in4_dev);
  5188. }
  5189. static void
  5190. qeth_layer2_add_multicast(struct qeth_card *card)
  5191. {
  5192. struct qeth_ipaddr *ipm;
  5193. struct dev_mc_list *dm;
  5194. QETH_DBF_TEXT(trace,4,"L2addmc");
  5195. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5196. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5197. if (!ipm)
  5198. continue;
  5199. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5200. ipm->is_multicast = 1;
  5201. if (!qeth_add_ip(card, ipm))
  5202. kfree(ipm);
  5203. }
  5204. }
  5205. #ifdef CONFIG_QETH_IPV6
  5206. static inline void
  5207. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5208. {
  5209. struct qeth_ipaddr *ipm;
  5210. struct ifmcaddr6 *im6;
  5211. char buf[MAX_ADDR_LEN];
  5212. QETH_DBF_TEXT(trace,4,"addmc6");
  5213. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5214. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5215. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5216. if (!ipm)
  5217. continue;
  5218. ipm->is_multicast = 1;
  5219. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5220. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5221. sizeof(struct in6_addr));
  5222. if (!qeth_add_ip(card,ipm))
  5223. kfree(ipm);
  5224. }
  5225. }
  5226. static inline void
  5227. qeth_add_vlan_mc6(struct qeth_card *card)
  5228. {
  5229. #ifdef CONFIG_QETH_VLAN
  5230. struct inet6_dev *in_dev;
  5231. struct vlan_group *vg;
  5232. int i;
  5233. QETH_DBF_TEXT(trace,4,"admc6vl");
  5234. if ( ((card->options.layer2 == 0) &&
  5235. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5236. (card->vlangrp == NULL))
  5237. return ;
  5238. vg = card->vlangrp;
  5239. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5240. if (vg->vlan_devices[i] == NULL ||
  5241. !(vg->vlan_devices[i]->flags & IFF_UP))
  5242. continue;
  5243. in_dev = in6_dev_get(vg->vlan_devices[i]);
  5244. if (!in_dev)
  5245. continue;
  5246. read_lock(&in_dev->lock);
  5247. qeth_add_mc6(card,in_dev);
  5248. read_unlock(&in_dev->lock);
  5249. in6_dev_put(in_dev);
  5250. }
  5251. #endif /* CONFIG_QETH_VLAN */
  5252. }
  5253. static void
  5254. qeth_add_multicast_ipv6(struct qeth_card *card)
  5255. {
  5256. struct inet6_dev *in6_dev;
  5257. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5258. if (!qeth_is_supported(card, IPA_IPV6))
  5259. return ;
  5260. in6_dev = in6_dev_get(card->dev);
  5261. if (in6_dev == NULL)
  5262. return;
  5263. read_lock(&in6_dev->lock);
  5264. qeth_add_mc6(card, in6_dev);
  5265. qeth_add_vlan_mc6(card);
  5266. read_unlock(&in6_dev->lock);
  5267. in6_dev_put(in6_dev);
  5268. }
  5269. #endif /* CONFIG_QETH_IPV6 */
  5270. static int
  5271. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5272. enum qeth_ipa_cmds ipacmd,
  5273. int (*reply_cb) (struct qeth_card *,
  5274. struct qeth_reply*,
  5275. unsigned long))
  5276. {
  5277. struct qeth_ipa_cmd *cmd;
  5278. struct qeth_cmd_buffer *iob;
  5279. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5280. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5281. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5282. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5283. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5284. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5285. }
  5286. static int
  5287. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5288. struct qeth_reply *reply,
  5289. unsigned long data)
  5290. {
  5291. struct qeth_ipa_cmd *cmd;
  5292. __u8 *mac;
  5293. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5294. cmd = (struct qeth_ipa_cmd *) data;
  5295. mac = &cmd->data.setdelmac.mac[0];
  5296. /* MAC already registered, needed in couple/uncouple case */
  5297. if (cmd->hdr.return_code == 0x2005) {
  5298. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5299. "already existing on %s \n",
  5300. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5301. QETH_CARD_IFNAME(card));
  5302. cmd->hdr.return_code = 0;
  5303. }
  5304. if (cmd->hdr.return_code)
  5305. PRINT_ERR("Could not set group MAC " \
  5306. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5307. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5308. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5309. return 0;
  5310. }
  5311. static int
  5312. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5313. {
  5314. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5315. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5316. qeth_layer2_send_setgroupmac_cb);
  5317. }
  5318. static int
  5319. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5320. struct qeth_reply *reply,
  5321. unsigned long data)
  5322. {
  5323. struct qeth_ipa_cmd *cmd;
  5324. __u8 *mac;
  5325. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5326. cmd = (struct qeth_ipa_cmd *) data;
  5327. mac = &cmd->data.setdelmac.mac[0];
  5328. if (cmd->hdr.return_code)
  5329. PRINT_ERR("Could not delete group MAC " \
  5330. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5331. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5332. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5333. return 0;
  5334. }
  5335. static int
  5336. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5337. {
  5338. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5339. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5340. qeth_layer2_send_delgroupmac_cb);
  5341. }
  5342. static int
  5343. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5344. struct qeth_reply *reply,
  5345. unsigned long data)
  5346. {
  5347. struct qeth_ipa_cmd *cmd;
  5348. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5349. cmd = (struct qeth_ipa_cmd *) data;
  5350. if (cmd->hdr.return_code) {
  5351. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5352. PRINT_WARN("Error in registering MAC address on " \
  5353. "device %s: x%x\n", CARD_BUS_ID(card),
  5354. cmd->hdr.return_code);
  5355. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5356. cmd->hdr.return_code = -EIO;
  5357. } else {
  5358. card->info.mac_bits |= QETH_LAYER2_MAC_REGISTERED;
  5359. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5360. OSA_ADDR_LEN);
  5361. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5362. "successfully registered on device %s\n",
  5363. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5364. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5365. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5366. card->dev->name);
  5367. }
  5368. return 0;
  5369. }
  5370. static int
  5371. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5372. {
  5373. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5374. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5375. qeth_layer2_send_setmac_cb);
  5376. }
  5377. static int
  5378. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5379. struct qeth_reply *reply,
  5380. unsigned long data)
  5381. {
  5382. struct qeth_ipa_cmd *cmd;
  5383. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5384. cmd = (struct qeth_ipa_cmd *) data;
  5385. if (cmd->hdr.return_code) {
  5386. PRINT_WARN("Error in deregistering MAC address on " \
  5387. "device %s: x%x\n", CARD_BUS_ID(card),
  5388. cmd->hdr.return_code);
  5389. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5390. cmd->hdr.return_code = -EIO;
  5391. return 0;
  5392. }
  5393. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5394. return 0;
  5395. }
  5396. static int
  5397. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5398. {
  5399. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5400. if (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))
  5401. return 0;
  5402. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5403. qeth_layer2_send_delmac_cb);
  5404. }
  5405. static int
  5406. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5407. {
  5408. struct sockaddr *addr = p;
  5409. struct qeth_card *card;
  5410. int rc = 0;
  5411. QETH_DBF_TEXT(trace, 3, "setmac");
  5412. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5413. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5414. return -EOPNOTSUPP;
  5415. }
  5416. card = (struct qeth_card *) dev->priv;
  5417. if (!card->options.layer2) {
  5418. PRINT_WARN("Setting MAC address on %s is not supported "
  5419. "in Layer 3 mode.\n", dev->name);
  5420. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5421. return -EOPNOTSUPP;
  5422. }
  5423. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5424. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5425. dev->name);
  5426. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5427. return -EOPNOTSUPP;
  5428. }
  5429. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5430. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5431. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5432. if (!rc)
  5433. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5434. return rc;
  5435. }
  5436. static void
  5437. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5438. __u8 command, enum qeth_prot_versions prot)
  5439. {
  5440. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5441. cmd->hdr.command = command;
  5442. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5443. cmd->hdr.seqno = card->seqno.ipa;
  5444. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5445. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5446. if (card->options.layer2)
  5447. cmd->hdr.prim_version_no = 2;
  5448. else
  5449. cmd->hdr.prim_version_no = 1;
  5450. cmd->hdr.param_count = 1;
  5451. cmd->hdr.prot_version = prot;
  5452. cmd->hdr.ipa_supported = 0;
  5453. cmd->hdr.ipa_enabled = 0;
  5454. }
  5455. static struct qeth_cmd_buffer *
  5456. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5457. enum qeth_prot_versions prot)
  5458. {
  5459. struct qeth_cmd_buffer *iob;
  5460. struct qeth_ipa_cmd *cmd;
  5461. iob = qeth_wait_for_buffer(&card->write);
  5462. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5463. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5464. return iob;
  5465. }
  5466. static int
  5467. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5468. {
  5469. int rc;
  5470. struct qeth_cmd_buffer *iob;
  5471. struct qeth_ipa_cmd *cmd;
  5472. QETH_DBF_TEXT(trace,4,"setdelmc");
  5473. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5474. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5475. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5476. if (addr->proto == QETH_PROT_IPV6)
  5477. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5478. sizeof(struct in6_addr));
  5479. else
  5480. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5481. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5482. return rc;
  5483. }
  5484. static inline void
  5485. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5486. {
  5487. int i,j;
  5488. for (i=0;i<16;i++) {
  5489. j=(len)-(i*8);
  5490. if (j >= 8)
  5491. netmask[i] = 0xff;
  5492. else if (j > 0)
  5493. netmask[i] = (u8)(0xFF00>>j);
  5494. else
  5495. netmask[i] = 0;
  5496. }
  5497. }
  5498. static int
  5499. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5500. int ipacmd, unsigned int flags)
  5501. {
  5502. int rc;
  5503. struct qeth_cmd_buffer *iob;
  5504. struct qeth_ipa_cmd *cmd;
  5505. __u8 netmask[16];
  5506. QETH_DBF_TEXT(trace,4,"setdelip");
  5507. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5508. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5509. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5510. if (addr->proto == QETH_PROT_IPV6) {
  5511. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5512. sizeof(struct in6_addr));
  5513. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5514. memcpy(cmd->data.setdelip6.mask, netmask,
  5515. sizeof(struct in6_addr));
  5516. cmd->data.setdelip6.flags = flags;
  5517. } else {
  5518. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5519. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5520. cmd->data.setdelip4.flags = flags;
  5521. }
  5522. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5523. return rc;
  5524. }
  5525. static int
  5526. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5527. struct qeth_ipaddr *addr)
  5528. {
  5529. if (!addr->is_multicast)
  5530. return 0;
  5531. QETH_DBF_TEXT(trace, 2, "setgmac");
  5532. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5533. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5534. }
  5535. static int
  5536. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5537. struct qeth_ipaddr *addr)
  5538. {
  5539. if (!addr->is_multicast)
  5540. return 0;
  5541. QETH_DBF_TEXT(trace, 2, "delgmac");
  5542. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5543. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5544. }
  5545. static int
  5546. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5547. struct qeth_ipaddr *addr)
  5548. {
  5549. char buf[50];
  5550. int rc;
  5551. int cnt = 3;
  5552. if (addr->proto == QETH_PROT_IPV4) {
  5553. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5554. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5555. } else if (addr->proto == QETH_PROT_IPV6) {
  5556. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5557. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5558. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5559. } else {
  5560. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5561. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5562. }
  5563. do {
  5564. if (addr->is_multicast)
  5565. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5566. else
  5567. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5568. addr->set_flags);
  5569. if (rc)
  5570. QETH_DBF_TEXT(trace, 2, "failed");
  5571. } while ((--cnt > 0) && rc);
  5572. if (rc){
  5573. QETH_DBF_TEXT(trace, 2, "FAILED");
  5574. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5575. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5576. buf, rc, rc);
  5577. }
  5578. return rc;
  5579. }
  5580. static int
  5581. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5582. struct qeth_ipaddr *addr)
  5583. {
  5584. //char buf[50];
  5585. int rc;
  5586. if (addr->proto == QETH_PROT_IPV4) {
  5587. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5588. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5589. } else if (addr->proto == QETH_PROT_IPV6) {
  5590. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5591. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5592. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5593. } else {
  5594. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5595. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5596. }
  5597. if (addr->is_multicast)
  5598. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5599. else
  5600. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5601. addr->del_flags);
  5602. if (rc) {
  5603. QETH_DBF_TEXT(trace, 2, "failed");
  5604. /* TODO: re-activate this warning as soon as we have a
  5605. * clean mirco code
  5606. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5607. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5608. buf, rc);
  5609. */
  5610. }
  5611. return rc;
  5612. }
  5613. static int
  5614. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5615. {
  5616. if (card->options.layer2)
  5617. return qeth_layer2_register_addr_entry(card, addr);
  5618. return qeth_layer3_register_addr_entry(card, addr);
  5619. }
  5620. static int
  5621. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5622. {
  5623. if (card->options.layer2)
  5624. return qeth_layer2_deregister_addr_entry(card, addr);
  5625. return qeth_layer3_deregister_addr_entry(card, addr);
  5626. }
  5627. static u32
  5628. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5629. {
  5630. /* We may need to say that we support tx csum offload if
  5631. * we do EDDP or TSO. There are discussions going on to
  5632. * enforce rules in the stack and in ethtool that make
  5633. * SG and TSO depend on HW_CSUM. At the moment there are
  5634. * no such rules....
  5635. * If we say yes here, we have to checksum outbound packets
  5636. * any time. */
  5637. return 0;
  5638. }
  5639. static int
  5640. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5641. {
  5642. return -EINVAL;
  5643. }
  5644. static u32
  5645. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5646. {
  5647. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5648. return (card->options.checksum_type == HW_CHECKSUMMING);
  5649. }
  5650. static int
  5651. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5652. {
  5653. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5654. if ((card->state != CARD_STATE_DOWN) &&
  5655. (card->state != CARD_STATE_RECOVER))
  5656. return -EPERM;
  5657. if (data)
  5658. card->options.checksum_type = HW_CHECKSUMMING;
  5659. else
  5660. card->options.checksum_type = SW_CHECKSUMMING;
  5661. return 0;
  5662. }
  5663. static u32
  5664. qeth_ethtool_get_sg(struct net_device *dev)
  5665. {
  5666. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5667. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5668. (dev->features & NETIF_F_SG));
  5669. }
  5670. static int
  5671. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5672. {
  5673. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5674. if (data) {
  5675. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5676. dev->features |= NETIF_F_SG;
  5677. else {
  5678. dev->features &= ~NETIF_F_SG;
  5679. return -EINVAL;
  5680. }
  5681. } else
  5682. dev->features &= ~NETIF_F_SG;
  5683. return 0;
  5684. }
  5685. static u32
  5686. qeth_ethtool_get_tso(struct net_device *dev)
  5687. {
  5688. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5689. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5690. (dev->features & NETIF_F_TSO));
  5691. }
  5692. static int
  5693. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5694. {
  5695. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5696. if (data) {
  5697. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5698. dev->features |= NETIF_F_TSO;
  5699. else {
  5700. dev->features &= ~NETIF_F_TSO;
  5701. return -EINVAL;
  5702. }
  5703. } else
  5704. dev->features &= ~NETIF_F_TSO;
  5705. return 0;
  5706. }
  5707. static struct ethtool_ops qeth_ethtool_ops = {
  5708. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5709. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5710. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5711. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5712. .get_sg = qeth_ethtool_get_sg,
  5713. .set_sg = qeth_ethtool_set_sg,
  5714. .get_tso = qeth_ethtool_get_tso,
  5715. .set_tso = qeth_ethtool_set_tso,
  5716. };
  5717. static int
  5718. qeth_netdev_init(struct net_device *dev)
  5719. {
  5720. struct qeth_card *card;
  5721. card = (struct qeth_card *) dev->priv;
  5722. QETH_DBF_TEXT(trace,3,"initdev");
  5723. dev->tx_timeout = &qeth_tx_timeout;
  5724. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5725. dev->open = qeth_open;
  5726. dev->stop = qeth_stop;
  5727. dev->hard_start_xmit = qeth_hard_start_xmit;
  5728. dev->do_ioctl = qeth_do_ioctl;
  5729. dev->get_stats = qeth_get_stats;
  5730. dev->change_mtu = qeth_change_mtu;
  5731. dev->neigh_setup = qeth_neigh_setup;
  5732. dev->set_multicast_list = qeth_set_multicast_list;
  5733. #ifdef CONFIG_QETH_VLAN
  5734. dev->vlan_rx_register = qeth_vlan_rx_register;
  5735. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5736. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5737. #endif
  5738. dev->hard_header = card->orig_hard_header;
  5739. if (qeth_get_netdev_flags(card) & IFF_NOARP) {
  5740. dev->rebuild_header = NULL;
  5741. dev->hard_header = NULL;
  5742. if (card->options.fake_ll)
  5743. dev->hard_header = qeth_fake_header;
  5744. dev->header_cache_update = NULL;
  5745. dev->hard_header_cache = NULL;
  5746. }
  5747. #ifdef CONFIG_QETH_IPV6
  5748. /*IPv6 address autoconfiguration stuff*/
  5749. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  5750. card->dev->dev_id = card->info.unique_id & 0xffff;
  5751. #endif
  5752. dev->hard_header_parse = NULL;
  5753. dev->set_mac_address = qeth_layer2_set_mac_address;
  5754. dev->flags |= qeth_get_netdev_flags(card);
  5755. if ((card->options.fake_broadcast) ||
  5756. (card->info.broadcast_capable))
  5757. dev->flags |= IFF_BROADCAST;
  5758. dev->hard_header_len =
  5759. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  5760. dev->addr_len = OSA_ADDR_LEN;
  5761. dev->mtu = card->info.initial_mtu;
  5762. if (card->info.type != QETH_CARD_TYPE_OSN)
  5763. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  5764. SET_MODULE_OWNER(dev);
  5765. return 0;
  5766. }
  5767. static void
  5768. qeth_init_func_level(struct qeth_card *card)
  5769. {
  5770. if (card->ipato.enabled) {
  5771. if (card->info.type == QETH_CARD_TYPE_IQD)
  5772. card->info.func_level =
  5773. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  5774. else
  5775. card->info.func_level =
  5776. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  5777. } else {
  5778. if (card->info.type == QETH_CARD_TYPE_IQD)
  5779. /*FIXME:why do we have same values for dis and ena for osae??? */
  5780. card->info.func_level =
  5781. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  5782. else
  5783. card->info.func_level =
  5784. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  5785. }
  5786. }
  5787. /**
  5788. * hardsetup card, initialize MPC and QDIO stuff
  5789. */
  5790. static int
  5791. qeth_hardsetup_card(struct qeth_card *card)
  5792. {
  5793. int retries = 3;
  5794. int rc;
  5795. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  5796. retry:
  5797. if (retries < 3){
  5798. PRINT_WARN("Retrying to do IDX activates.\n");
  5799. ccw_device_set_offline(CARD_DDEV(card));
  5800. ccw_device_set_offline(CARD_WDEV(card));
  5801. ccw_device_set_offline(CARD_RDEV(card));
  5802. ccw_device_set_online(CARD_RDEV(card));
  5803. ccw_device_set_online(CARD_WDEV(card));
  5804. ccw_device_set_online(CARD_DDEV(card));
  5805. }
  5806. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  5807. if (rc == -ERESTARTSYS) {
  5808. QETH_DBF_TEXT(setup, 2, "break1");
  5809. return rc;
  5810. } else if (rc) {
  5811. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  5812. if (--retries < 0)
  5813. goto out;
  5814. else
  5815. goto retry;
  5816. }
  5817. if ((rc = qeth_get_unitaddr(card))){
  5818. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  5819. return rc;
  5820. }
  5821. qeth_init_tokens(card);
  5822. qeth_init_func_level(card);
  5823. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  5824. if (rc == -ERESTARTSYS) {
  5825. QETH_DBF_TEXT(setup, 2, "break2");
  5826. return rc;
  5827. } else if (rc) {
  5828. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  5829. if (--retries < 0)
  5830. goto out;
  5831. else
  5832. goto retry;
  5833. }
  5834. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  5835. if (rc == -ERESTARTSYS) {
  5836. QETH_DBF_TEXT(setup, 2, "break3");
  5837. return rc;
  5838. } else if (rc) {
  5839. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  5840. if (--retries < 0)
  5841. goto out;
  5842. else
  5843. goto retry;
  5844. }
  5845. if ((rc = qeth_mpc_initialize(card))){
  5846. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  5847. goto out;
  5848. }
  5849. /*network device will be recovered*/
  5850. if (card->dev) {
  5851. card->dev->hard_header = card->orig_hard_header;
  5852. return 0;
  5853. }
  5854. /* at first set_online allocate netdev */
  5855. card->dev = qeth_get_netdevice(card->info.type,
  5856. card->info.link_type);
  5857. if (!card->dev){
  5858. qeth_qdio_clear_card(card, card->info.type !=
  5859. QETH_CARD_TYPE_IQD);
  5860. rc = -ENODEV;
  5861. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  5862. goto out;
  5863. }
  5864. card->dev->priv = card;
  5865. card->orig_hard_header = card->dev->hard_header;
  5866. card->dev->type = qeth_get_arphdr_type(card->info.type,
  5867. card->info.link_type);
  5868. card->dev->init = qeth_netdev_init;
  5869. return 0;
  5870. out:
  5871. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  5872. return rc;
  5873. }
  5874. static int
  5875. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5876. unsigned long data)
  5877. {
  5878. struct qeth_ipa_cmd *cmd;
  5879. QETH_DBF_TEXT(trace,4,"defadpcb");
  5880. cmd = (struct qeth_ipa_cmd *) data;
  5881. if (cmd->hdr.return_code == 0){
  5882. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  5883. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  5884. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  5885. #ifdef CONFIG_QETH_IPV6
  5886. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  5887. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  5888. #endif
  5889. }
  5890. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  5891. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5892. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  5893. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  5894. }
  5895. return 0;
  5896. }
  5897. static int
  5898. qeth_default_setadapterparms_cb(struct qeth_card *card,
  5899. struct qeth_reply *reply,
  5900. unsigned long data)
  5901. {
  5902. struct qeth_ipa_cmd *cmd;
  5903. QETH_DBF_TEXT(trace,4,"defadpcb");
  5904. cmd = (struct qeth_ipa_cmd *) data;
  5905. if (cmd->hdr.return_code == 0)
  5906. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  5907. return 0;
  5908. }
  5909. static int
  5910. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  5911. unsigned long data)
  5912. {
  5913. struct qeth_ipa_cmd *cmd;
  5914. QETH_DBF_TEXT(trace,3,"quyadpcb");
  5915. cmd = (struct qeth_ipa_cmd *) data;
  5916. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  5917. card->info.link_type =
  5918. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  5919. card->options.adp.supported_funcs =
  5920. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  5921. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5922. }
  5923. static int
  5924. qeth_query_setadapterparms(struct qeth_card *card)
  5925. {
  5926. int rc;
  5927. struct qeth_cmd_buffer *iob;
  5928. QETH_DBF_TEXT(trace,3,"queryadp");
  5929. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  5930. sizeof(struct qeth_ipacmd_setadpparms));
  5931. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  5932. return rc;
  5933. }
  5934. static int
  5935. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  5936. struct qeth_reply *reply,
  5937. unsigned long data)
  5938. {
  5939. struct qeth_ipa_cmd *cmd;
  5940. QETH_DBF_TEXT(trace,4,"chgmaccb");
  5941. cmd = (struct qeth_ipa_cmd *) data;
  5942. if (!card->options.layer2 || card->info.guestlan ||
  5943. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  5944. memcpy(card->dev->dev_addr,
  5945. &cmd->data.setadapterparms.data.change_addr.addr,
  5946. OSA_ADDR_LEN);
  5947. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  5948. }
  5949. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  5950. return 0;
  5951. }
  5952. static int
  5953. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  5954. {
  5955. int rc;
  5956. struct qeth_cmd_buffer *iob;
  5957. struct qeth_ipa_cmd *cmd;
  5958. QETH_DBF_TEXT(trace,4,"chgmac");
  5959. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  5960. sizeof(struct qeth_ipacmd_setadpparms));
  5961. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5962. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  5963. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  5964. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  5965. card->dev->dev_addr, OSA_ADDR_LEN);
  5966. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  5967. NULL);
  5968. return rc;
  5969. }
  5970. static int
  5971. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  5972. {
  5973. int rc;
  5974. struct qeth_cmd_buffer *iob;
  5975. struct qeth_ipa_cmd *cmd;
  5976. QETH_DBF_TEXT(trace,4,"adpmode");
  5977. iob = qeth_get_adapter_cmd(card, command,
  5978. sizeof(struct qeth_ipacmd_setadpparms));
  5979. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5980. cmd->data.setadapterparms.data.mode = mode;
  5981. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  5982. NULL);
  5983. return rc;
  5984. }
  5985. static inline int
  5986. qeth_setadapter_hstr(struct qeth_card *card)
  5987. {
  5988. int rc;
  5989. QETH_DBF_TEXT(trace,4,"adphstr");
  5990. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  5991. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  5992. card->options.broadcast_mode);
  5993. if (rc)
  5994. PRINT_WARN("couldn't set broadcast mode on "
  5995. "device %s: x%x\n",
  5996. CARD_BUS_ID(card), rc);
  5997. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  5998. card->options.macaddr_mode);
  5999. if (rc)
  6000. PRINT_WARN("couldn't set macaddr mode on "
  6001. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  6002. return rc;
  6003. }
  6004. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  6005. PRINT_WARN("set adapter parameters not available "
  6006. "to set broadcast mode, using ALLRINGS "
  6007. "on device %s:\n", CARD_BUS_ID(card));
  6008. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  6009. PRINT_WARN("set adapter parameters not available "
  6010. "to set macaddr mode, using NONCANONICAL "
  6011. "on device %s:\n", CARD_BUS_ID(card));
  6012. return 0;
  6013. }
  6014. static int
  6015. qeth_setadapter_parms(struct qeth_card *card)
  6016. {
  6017. int rc;
  6018. QETH_DBF_TEXT(setup, 2, "setadprm");
  6019. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  6020. PRINT_WARN("set adapter parameters not supported "
  6021. "on device %s.\n",
  6022. CARD_BUS_ID(card));
  6023. QETH_DBF_TEXT(setup, 2, " notsupp");
  6024. return 0;
  6025. }
  6026. rc = qeth_query_setadapterparms(card);
  6027. if (rc) {
  6028. PRINT_WARN("couldn't set adapter parameters on device %s: "
  6029. "x%x\n", CARD_BUS_ID(card), rc);
  6030. return rc;
  6031. }
  6032. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6033. rc = qeth_setadpparms_change_macaddr(card);
  6034. if (rc)
  6035. PRINT_WARN("couldn't get MAC address on "
  6036. "device %s: x%x\n",
  6037. CARD_BUS_ID(card), rc);
  6038. }
  6039. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6040. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6041. rc = qeth_setadapter_hstr(card);
  6042. return rc;
  6043. }
  6044. static int
  6045. qeth_layer2_initialize(struct qeth_card *card)
  6046. {
  6047. int rc = 0;
  6048. QETH_DBF_TEXT(setup, 2, "doL2init");
  6049. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6050. rc = qeth_query_setadapterparms(card);
  6051. if (rc) {
  6052. PRINT_WARN("could not query adapter parameters on device %s: "
  6053. "x%x\n", CARD_BUS_ID(card), rc);
  6054. }
  6055. rc = qeth_setadpparms_change_macaddr(card);
  6056. if (rc) {
  6057. PRINT_WARN("couldn't get MAC address on "
  6058. "device %s: x%x\n",
  6059. CARD_BUS_ID(card), rc);
  6060. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6061. return rc;
  6062. }
  6063. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6064. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6065. if (rc)
  6066. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6067. return 0;
  6068. }
  6069. static int
  6070. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6071. enum qeth_prot_versions prot)
  6072. {
  6073. int rc;
  6074. struct qeth_cmd_buffer *iob;
  6075. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6076. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6077. return rc;
  6078. }
  6079. static int
  6080. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6081. {
  6082. int rc;
  6083. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6084. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6085. return rc;
  6086. }
  6087. static int
  6088. qeth_send_stoplan(struct qeth_card *card)
  6089. {
  6090. int rc = 0;
  6091. /*
  6092. * TODO: according to the IPA format document page 14,
  6093. * TCP/IP (we!) never issue a STOPLAN
  6094. * is this right ?!?
  6095. */
  6096. QETH_DBF_TEXT(trace, 2, "stoplan");
  6097. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6098. return rc;
  6099. }
  6100. static int
  6101. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6102. unsigned long data)
  6103. {
  6104. struct qeth_ipa_cmd *cmd;
  6105. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6106. cmd = (struct qeth_ipa_cmd *) data;
  6107. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6108. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6109. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6110. /* Disable IPV6 support hard coded for Hipersockets */
  6111. if(card->info.type == QETH_CARD_TYPE_IQD)
  6112. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6113. } else {
  6114. #ifdef CONFIG_QETH_IPV6
  6115. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6116. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6117. #endif
  6118. }
  6119. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6120. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6121. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6122. return 0;
  6123. }
  6124. static int
  6125. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6126. {
  6127. int rc;
  6128. struct qeth_cmd_buffer *iob;
  6129. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6130. if (card->options.layer2) {
  6131. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6132. return -EPERM;
  6133. }
  6134. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6135. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6136. return rc;
  6137. }
  6138. static struct qeth_cmd_buffer *
  6139. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6140. __u16 cmd_code, __u16 len,
  6141. enum qeth_prot_versions prot)
  6142. {
  6143. struct qeth_cmd_buffer *iob;
  6144. struct qeth_ipa_cmd *cmd;
  6145. QETH_DBF_TEXT(trace,4,"getasscm");
  6146. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6147. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6148. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6149. cmd->data.setassparms.hdr.length = 8 + len;
  6150. cmd->data.setassparms.hdr.command_code = cmd_code;
  6151. cmd->data.setassparms.hdr.return_code = 0;
  6152. cmd->data.setassparms.hdr.seq_no = 0;
  6153. return iob;
  6154. }
  6155. static int
  6156. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6157. __u16 len, long data,
  6158. int (*reply_cb)
  6159. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6160. void *reply_param)
  6161. {
  6162. int rc;
  6163. struct qeth_ipa_cmd *cmd;
  6164. QETH_DBF_TEXT(trace,4,"sendassp");
  6165. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6166. if (len <= sizeof(__u32))
  6167. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6168. else /* (len > sizeof(__u32)) */
  6169. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6170. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6171. return rc;
  6172. }
  6173. #ifdef CONFIG_QETH_IPV6
  6174. static int
  6175. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6176. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6177. {
  6178. int rc;
  6179. struct qeth_cmd_buffer *iob;
  6180. QETH_DBF_TEXT(trace,4,"simassp6");
  6181. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6182. 0, QETH_PROT_IPV6);
  6183. rc = qeth_send_setassparms(card, iob, 0, 0,
  6184. qeth_default_setassparms_cb, NULL);
  6185. return rc;
  6186. }
  6187. #endif
  6188. static int
  6189. qeth_send_simple_setassparms(struct qeth_card *card,
  6190. enum qeth_ipa_funcs ipa_func,
  6191. __u16 cmd_code, long data)
  6192. {
  6193. int rc;
  6194. int length = 0;
  6195. struct qeth_cmd_buffer *iob;
  6196. QETH_DBF_TEXT(trace,4,"simassp4");
  6197. if (data)
  6198. length = sizeof(__u32);
  6199. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6200. length, QETH_PROT_IPV4);
  6201. rc = qeth_send_setassparms(card, iob, length, data,
  6202. qeth_default_setassparms_cb, NULL);
  6203. return rc;
  6204. }
  6205. static inline int
  6206. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6207. {
  6208. int rc;
  6209. QETH_DBF_TEXT(trace,3,"ipaarp");
  6210. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6211. PRINT_WARN("ARP processing not supported "
  6212. "on %s!\n", QETH_CARD_IFNAME(card));
  6213. return 0;
  6214. }
  6215. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6216. IPA_CMD_ASS_START, 0);
  6217. if (rc) {
  6218. PRINT_WARN("Could not start ARP processing "
  6219. "assist on %s: 0x%x\n",
  6220. QETH_CARD_IFNAME(card), rc);
  6221. }
  6222. return rc;
  6223. }
  6224. static int
  6225. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6226. {
  6227. int rc;
  6228. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6229. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6230. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6231. QETH_CARD_IFNAME(card));
  6232. return -EOPNOTSUPP;
  6233. }
  6234. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6235. IPA_CMD_ASS_START, 0);
  6236. if (rc) {
  6237. PRINT_WARN("Could not start Hardware IP fragmentation "
  6238. "assist on %s: 0x%x\n",
  6239. QETH_CARD_IFNAME(card), rc);
  6240. } else
  6241. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6242. return rc;
  6243. }
  6244. static int
  6245. qeth_start_ipa_source_mac(struct qeth_card *card)
  6246. {
  6247. int rc;
  6248. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6249. if (!card->options.fake_ll)
  6250. return -EOPNOTSUPP;
  6251. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6252. PRINT_INFO("Inbound source address not "
  6253. "supported on %s\n", QETH_CARD_IFNAME(card));
  6254. return -EOPNOTSUPP;
  6255. }
  6256. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6257. IPA_CMD_ASS_START, 0);
  6258. if (rc)
  6259. PRINT_WARN("Could not start inbound source "
  6260. "assist on %s: 0x%x\n",
  6261. QETH_CARD_IFNAME(card), rc);
  6262. return rc;
  6263. }
  6264. static int
  6265. qeth_start_ipa_vlan(struct qeth_card *card)
  6266. {
  6267. int rc = 0;
  6268. QETH_DBF_TEXT(trace,3,"strtvlan");
  6269. #ifdef CONFIG_QETH_VLAN
  6270. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6271. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6272. return -EOPNOTSUPP;
  6273. }
  6274. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6275. IPA_CMD_ASS_START,0);
  6276. if (rc) {
  6277. PRINT_WARN("Could not start vlan "
  6278. "assist on %s: 0x%x\n",
  6279. QETH_CARD_IFNAME(card), rc);
  6280. } else {
  6281. PRINT_INFO("VLAN enabled \n");
  6282. card->dev->features |=
  6283. NETIF_F_HW_VLAN_FILTER |
  6284. NETIF_F_HW_VLAN_TX |
  6285. NETIF_F_HW_VLAN_RX;
  6286. }
  6287. #endif /* QETH_VLAN */
  6288. return rc;
  6289. }
  6290. static int
  6291. qeth_start_ipa_multicast(struct qeth_card *card)
  6292. {
  6293. int rc;
  6294. QETH_DBF_TEXT(trace,3,"stmcast");
  6295. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6296. PRINT_WARN("Multicast not supported on %s\n",
  6297. QETH_CARD_IFNAME(card));
  6298. return -EOPNOTSUPP;
  6299. }
  6300. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6301. IPA_CMD_ASS_START,0);
  6302. if (rc) {
  6303. PRINT_WARN("Could not start multicast "
  6304. "assist on %s: rc=%i\n",
  6305. QETH_CARD_IFNAME(card), rc);
  6306. } else {
  6307. PRINT_INFO("Multicast enabled\n");
  6308. card->dev->flags |= IFF_MULTICAST;
  6309. }
  6310. return rc;
  6311. }
  6312. #ifdef CONFIG_QETH_IPV6
  6313. static int
  6314. qeth_softsetup_ipv6(struct qeth_card *card)
  6315. {
  6316. int rc;
  6317. QETH_DBF_TEXT(trace,3,"softipv6");
  6318. netif_stop_queue(card->dev);
  6319. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6320. if (rc) {
  6321. PRINT_ERR("IPv6 startlan failed on %s\n",
  6322. QETH_CARD_IFNAME(card));
  6323. return rc;
  6324. }
  6325. netif_wake_queue(card->dev);
  6326. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6327. if (rc) {
  6328. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6329. QETH_CARD_IFNAME(card));
  6330. return rc;
  6331. }
  6332. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6333. IPA_CMD_ASS_START, 3);
  6334. if (rc) {
  6335. PRINT_WARN("IPv6 start assist (version 4) failed "
  6336. "on %s: 0x%x\n",
  6337. QETH_CARD_IFNAME(card), rc);
  6338. return rc;
  6339. }
  6340. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6341. IPA_CMD_ASS_START);
  6342. if (rc) {
  6343. PRINT_WARN("IPV6 start assist (version 6) failed "
  6344. "on %s: 0x%x\n",
  6345. QETH_CARD_IFNAME(card), rc);
  6346. return rc;
  6347. }
  6348. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6349. IPA_CMD_ASS_START);
  6350. if (rc) {
  6351. PRINT_WARN("Could not enable passthrough "
  6352. "on %s: 0x%x\n",
  6353. QETH_CARD_IFNAME(card), rc);
  6354. return rc;
  6355. }
  6356. PRINT_INFO("IPV6 enabled \n");
  6357. return 0;
  6358. }
  6359. #endif
  6360. static int
  6361. qeth_start_ipa_ipv6(struct qeth_card *card)
  6362. {
  6363. int rc = 0;
  6364. #ifdef CONFIG_QETH_IPV6
  6365. QETH_DBF_TEXT(trace,3,"strtipv6");
  6366. if (!qeth_is_supported(card, IPA_IPV6)) {
  6367. PRINT_WARN("IPv6 not supported on %s\n",
  6368. QETH_CARD_IFNAME(card));
  6369. return 0;
  6370. }
  6371. rc = qeth_softsetup_ipv6(card);
  6372. #endif
  6373. return rc ;
  6374. }
  6375. static int
  6376. qeth_start_ipa_broadcast(struct qeth_card *card)
  6377. {
  6378. int rc;
  6379. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6380. card->info.broadcast_capable = 0;
  6381. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6382. PRINT_WARN("Broadcast not supported on %s\n",
  6383. QETH_CARD_IFNAME(card));
  6384. rc = -EOPNOTSUPP;
  6385. goto out;
  6386. }
  6387. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6388. IPA_CMD_ASS_START, 0);
  6389. if (rc) {
  6390. PRINT_WARN("Could not enable broadcasting filtering "
  6391. "on %s: 0x%x\n",
  6392. QETH_CARD_IFNAME(card), rc);
  6393. goto out;
  6394. }
  6395. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6396. IPA_CMD_ASS_CONFIGURE, 1);
  6397. if (rc) {
  6398. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6399. QETH_CARD_IFNAME(card), rc);
  6400. goto out;
  6401. }
  6402. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6403. PRINT_INFO("Broadcast enabled \n");
  6404. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6405. IPA_CMD_ASS_ENABLE, 1);
  6406. if (rc) {
  6407. PRINT_WARN("Could not set up broadcast echo filtering on "
  6408. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6409. goto out;
  6410. }
  6411. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6412. out:
  6413. if (card->info.broadcast_capable)
  6414. card->dev->flags |= IFF_BROADCAST;
  6415. else
  6416. card->dev->flags &= ~IFF_BROADCAST;
  6417. return rc;
  6418. }
  6419. static int
  6420. qeth_send_checksum_command(struct qeth_card *card)
  6421. {
  6422. int rc;
  6423. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6424. IPA_CMD_ASS_START, 0);
  6425. if (rc) {
  6426. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6427. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6428. QETH_CARD_IFNAME(card), rc);
  6429. return rc;
  6430. }
  6431. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6432. IPA_CMD_ASS_ENABLE,
  6433. card->info.csum_mask);
  6434. if (rc) {
  6435. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6436. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6437. QETH_CARD_IFNAME(card), rc);
  6438. return rc;
  6439. }
  6440. return 0;
  6441. }
  6442. static int
  6443. qeth_start_ipa_checksum(struct qeth_card *card)
  6444. {
  6445. int rc = 0;
  6446. QETH_DBF_TEXT(trace,3,"strtcsum");
  6447. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6448. PRINT_WARN("Using no checksumming on %s.\n",
  6449. QETH_CARD_IFNAME(card));
  6450. return 0;
  6451. }
  6452. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6453. PRINT_WARN("Using SW checksumming on %s.\n",
  6454. QETH_CARD_IFNAME(card));
  6455. return 0;
  6456. }
  6457. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6458. PRINT_WARN("Inbound HW Checksumming not "
  6459. "supported on %s,\ncontinuing "
  6460. "using Inbound SW Checksumming\n",
  6461. QETH_CARD_IFNAME(card));
  6462. card->options.checksum_type = SW_CHECKSUMMING;
  6463. return 0;
  6464. }
  6465. rc = qeth_send_checksum_command(card);
  6466. if (!rc) {
  6467. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6468. }
  6469. return rc;
  6470. }
  6471. static int
  6472. qeth_start_ipa_tso(struct qeth_card *card)
  6473. {
  6474. int rc;
  6475. QETH_DBF_TEXT(trace,3,"sttso");
  6476. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6477. PRINT_WARN("Outbound TSO not supported on %s\n",
  6478. QETH_CARD_IFNAME(card));
  6479. rc = -EOPNOTSUPP;
  6480. } else {
  6481. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6482. IPA_CMD_ASS_START,0);
  6483. if (rc)
  6484. PRINT_WARN("Could not start outbound TSO "
  6485. "assist on %s: rc=%i\n",
  6486. QETH_CARD_IFNAME(card), rc);
  6487. else
  6488. PRINT_INFO("Outbound TSO enabled\n");
  6489. }
  6490. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6491. card->options.large_send = QETH_LARGE_SEND_NO;
  6492. card->dev->features &= ~ (NETIF_F_TSO | NETIF_F_SG);
  6493. }
  6494. return rc;
  6495. }
  6496. static int
  6497. qeth_start_ipassists(struct qeth_card *card)
  6498. {
  6499. QETH_DBF_TEXT(trace,3,"strtipas");
  6500. qeth_start_ipa_arp_processing(card); /* go on*/
  6501. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6502. qeth_start_ipa_source_mac(card); /* go on*/
  6503. qeth_start_ipa_vlan(card); /* go on*/
  6504. qeth_start_ipa_multicast(card); /* go on*/
  6505. qeth_start_ipa_ipv6(card); /* go on*/
  6506. qeth_start_ipa_broadcast(card); /* go on*/
  6507. qeth_start_ipa_checksum(card); /* go on*/
  6508. qeth_start_ipa_tso(card); /* go on*/
  6509. return 0;
  6510. }
  6511. static int
  6512. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6513. enum qeth_prot_versions prot)
  6514. {
  6515. int rc;
  6516. struct qeth_ipa_cmd *cmd;
  6517. struct qeth_cmd_buffer *iob;
  6518. QETH_DBF_TEXT(trace,4,"setroutg");
  6519. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6520. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6521. cmd->data.setrtg.type = (type);
  6522. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6523. return rc;
  6524. }
  6525. static void
  6526. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6527. enum qeth_prot_versions prot)
  6528. {
  6529. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6530. switch (*type) {
  6531. case NO_ROUTER:
  6532. case PRIMARY_CONNECTOR:
  6533. case SECONDARY_CONNECTOR:
  6534. case MULTICAST_ROUTER:
  6535. return;
  6536. default:
  6537. goto out_inval;
  6538. }
  6539. } else {
  6540. switch (*type) {
  6541. case NO_ROUTER:
  6542. case PRIMARY_ROUTER:
  6543. case SECONDARY_ROUTER:
  6544. return;
  6545. case MULTICAST_ROUTER:
  6546. if (qeth_is_ipafunc_supported(card, prot,
  6547. IPA_OSA_MC_ROUTER))
  6548. return;
  6549. default:
  6550. goto out_inval;
  6551. }
  6552. }
  6553. out_inval:
  6554. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6555. "Router status set to 'no router'.\n",
  6556. ((*type == PRIMARY_ROUTER)? "primary router" :
  6557. (*type == SECONDARY_ROUTER)? "secondary router" :
  6558. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6559. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6560. (*type == MULTICAST_ROUTER)? "multicast router" :
  6561. "unknown"),
  6562. card->dev->name);
  6563. *type = NO_ROUTER;
  6564. }
  6565. int
  6566. qeth_setrouting_v4(struct qeth_card *card)
  6567. {
  6568. int rc;
  6569. QETH_DBF_TEXT(trace,3,"setrtg4");
  6570. qeth_correct_routing_type(card, &card->options.route4.type,
  6571. QETH_PROT_IPV4);
  6572. rc = qeth_send_setrouting(card, card->options.route4.type,
  6573. QETH_PROT_IPV4);
  6574. if (rc) {
  6575. card->options.route4.type = NO_ROUTER;
  6576. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6577. "Type set to 'no router'.\n",
  6578. rc, QETH_CARD_IFNAME(card));
  6579. }
  6580. return rc;
  6581. }
  6582. int
  6583. qeth_setrouting_v6(struct qeth_card *card)
  6584. {
  6585. int rc = 0;
  6586. QETH_DBF_TEXT(trace,3,"setrtg6");
  6587. #ifdef CONFIG_QETH_IPV6
  6588. qeth_correct_routing_type(card, &card->options.route6.type,
  6589. QETH_PROT_IPV6);
  6590. rc = qeth_send_setrouting(card, card->options.route6.type,
  6591. QETH_PROT_IPV6);
  6592. if (rc) {
  6593. card->options.route6.type = NO_ROUTER;
  6594. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6595. "Type set to 'no router'.\n",
  6596. rc, QETH_CARD_IFNAME(card));
  6597. }
  6598. #endif
  6599. return rc;
  6600. }
  6601. int
  6602. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6603. {
  6604. int rc = 0;
  6605. if (card->dev == NULL) {
  6606. card->options.large_send = type;
  6607. return 0;
  6608. }
  6609. netif_stop_queue(card->dev);
  6610. card->options.large_send = type;
  6611. switch (card->options.large_send) {
  6612. case QETH_LARGE_SEND_EDDP:
  6613. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6614. break;
  6615. case QETH_LARGE_SEND_TSO:
  6616. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6617. card->dev->features |= NETIF_F_TSO | NETIF_F_SG;
  6618. } else {
  6619. PRINT_WARN("TSO not supported on %s. "
  6620. "large_send set to 'no'.\n",
  6621. card->dev->name);
  6622. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6623. card->options.large_send = QETH_LARGE_SEND_NO;
  6624. rc = -EOPNOTSUPP;
  6625. }
  6626. break;
  6627. default: /* includes QETH_LARGE_SEND_NO */
  6628. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG);
  6629. break;
  6630. }
  6631. netif_wake_queue(card->dev);
  6632. return rc;
  6633. }
  6634. /*
  6635. * softsetup card: init IPA stuff
  6636. */
  6637. static int
  6638. qeth_softsetup_card(struct qeth_card *card)
  6639. {
  6640. int rc;
  6641. QETH_DBF_TEXT(setup, 2, "softsetp");
  6642. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6643. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6644. if (rc == 0xe080){
  6645. PRINT_WARN("LAN on card %s if offline! "
  6646. "Continuing softsetup.\n",
  6647. CARD_BUS_ID(card));
  6648. card->lan_online = 0;
  6649. } else
  6650. return rc;
  6651. } else
  6652. card->lan_online = 1;
  6653. if (card->info.type==QETH_CARD_TYPE_OSN)
  6654. goto out;
  6655. qeth_set_large_send(card, card->options.large_send);
  6656. if (card->options.layer2) {
  6657. card->dev->features |=
  6658. NETIF_F_HW_VLAN_FILTER |
  6659. NETIF_F_HW_VLAN_TX |
  6660. NETIF_F_HW_VLAN_RX;
  6661. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6662. card->info.broadcast_capable=1;
  6663. if ((rc = qeth_layer2_initialize(card))) {
  6664. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6665. return rc;
  6666. }
  6667. #ifdef CONFIG_QETH_VLAN
  6668. qeth_layer2_process_vlans(card, 0);
  6669. #endif
  6670. goto out;
  6671. }
  6672. if ((rc = qeth_setadapter_parms(card)))
  6673. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6674. if ((rc = qeth_start_ipassists(card)))
  6675. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6676. if ((rc = qeth_setrouting_v4(card)))
  6677. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6678. if ((rc = qeth_setrouting_v6(card)))
  6679. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6680. out:
  6681. netif_stop_queue(card->dev);
  6682. return 0;
  6683. }
  6684. #ifdef CONFIG_QETH_IPV6
  6685. static int
  6686. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6687. unsigned long data)
  6688. {
  6689. struct qeth_ipa_cmd *cmd;
  6690. cmd = (struct qeth_ipa_cmd *) data;
  6691. if (cmd->hdr.return_code == 0)
  6692. card->info.unique_id = *((__u16 *)
  6693. &cmd->data.create_destroy_addr.unique_id[6]);
  6694. else {
  6695. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6696. UNIQUE_ID_NOT_BY_CARD;
  6697. PRINT_WARN("couldn't get a unique id from the card on device "
  6698. "%s (result=x%x), using default id. ipv6 "
  6699. "autoconfig on other lpars may lead to duplicate "
  6700. "ip addresses. please use manually "
  6701. "configured ones.\n",
  6702. CARD_BUS_ID(card), cmd->hdr.return_code);
  6703. }
  6704. return 0;
  6705. }
  6706. #endif
  6707. static int
  6708. qeth_put_unique_id(struct qeth_card *card)
  6709. {
  6710. int rc = 0;
  6711. #ifdef CONFIG_QETH_IPV6
  6712. struct qeth_cmd_buffer *iob;
  6713. struct qeth_ipa_cmd *cmd;
  6714. QETH_DBF_TEXT(trace,2,"puniqeid");
  6715. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6716. UNIQUE_ID_NOT_BY_CARD)
  6717. return -1;
  6718. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6719. QETH_PROT_IPV6);
  6720. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6721. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6722. card->info.unique_id;
  6723. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6724. card->dev->dev_addr, OSA_ADDR_LEN);
  6725. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6726. #else
  6727. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6728. UNIQUE_ID_NOT_BY_CARD;
  6729. #endif
  6730. return rc;
  6731. }
  6732. /**
  6733. * Clear IP List
  6734. */
  6735. static void
  6736. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  6737. {
  6738. struct qeth_ipaddr *addr, *tmp;
  6739. unsigned long flags;
  6740. QETH_DBF_TEXT(trace,4,"clearip");
  6741. spin_lock_irqsave(&card->ip_lock, flags);
  6742. /* clear todo list */
  6743. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  6744. list_del(&addr->entry);
  6745. kfree(addr);
  6746. }
  6747. while (!list_empty(&card->ip_list)) {
  6748. addr = list_entry(card->ip_list.next,
  6749. struct qeth_ipaddr, entry);
  6750. list_del_init(&addr->entry);
  6751. if (clean) {
  6752. spin_unlock_irqrestore(&card->ip_lock, flags);
  6753. qeth_deregister_addr_entry(card, addr);
  6754. spin_lock_irqsave(&card->ip_lock, flags);
  6755. }
  6756. if (!recover || addr->is_multicast) {
  6757. kfree(addr);
  6758. continue;
  6759. }
  6760. list_add_tail(&addr->entry, card->ip_tbd_list);
  6761. }
  6762. spin_unlock_irqrestore(&card->ip_lock, flags);
  6763. }
  6764. static void
  6765. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  6766. int clear_start_mask)
  6767. {
  6768. unsigned long flags;
  6769. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6770. card->thread_allowed_mask = threads;
  6771. if (clear_start_mask)
  6772. card->thread_start_mask &= threads;
  6773. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6774. wake_up(&card->wait_q);
  6775. }
  6776. static inline int
  6777. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  6778. {
  6779. unsigned long flags;
  6780. int rc = 0;
  6781. spin_lock_irqsave(&card->thread_mask_lock, flags);
  6782. rc = (card->thread_running_mask & threads);
  6783. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  6784. return rc;
  6785. }
  6786. static int
  6787. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  6788. {
  6789. return wait_event_interruptible(card->wait_q,
  6790. qeth_threads_running(card, threads) == 0);
  6791. }
  6792. static int
  6793. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  6794. {
  6795. int rc = 0;
  6796. QETH_DBF_TEXT(setup ,2,"stopcard");
  6797. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  6798. qeth_set_allowed_threads(card, 0, 1);
  6799. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  6800. return -ERESTARTSYS;
  6801. if (card->read.state == CH_STATE_UP &&
  6802. card->write.state == CH_STATE_UP &&
  6803. (card->state == CARD_STATE_UP)) {
  6804. if (recovery_mode &&
  6805. card->info.type != QETH_CARD_TYPE_OSN) {
  6806. qeth_stop(card->dev);
  6807. } else {
  6808. rtnl_lock();
  6809. dev_close(card->dev);
  6810. rtnl_unlock();
  6811. }
  6812. if (!card->use_hard_stop) {
  6813. __u8 *mac = &card->dev->dev_addr[0];
  6814. rc = qeth_layer2_send_delmac(card, mac);
  6815. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  6816. if ((rc = qeth_send_stoplan(card)))
  6817. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6818. }
  6819. card->state = CARD_STATE_SOFTSETUP;
  6820. }
  6821. if (card->state == CARD_STATE_SOFTSETUP) {
  6822. #ifdef CONFIG_QETH_VLAN
  6823. if (card->options.layer2)
  6824. qeth_layer2_process_vlans(card, 1);
  6825. #endif
  6826. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  6827. qeth_clear_ipacmd_list(card);
  6828. card->state = CARD_STATE_HARDSETUP;
  6829. }
  6830. if (card->state == CARD_STATE_HARDSETUP) {
  6831. if ((!card->use_hard_stop) &&
  6832. (!card->options.layer2))
  6833. if ((rc = qeth_put_unique_id(card)))
  6834. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6835. qeth_qdio_clear_card(card, 0);
  6836. qeth_clear_qdio_buffers(card);
  6837. qeth_clear_working_pool_list(card);
  6838. card->state = CARD_STATE_DOWN;
  6839. }
  6840. if (card->state == CARD_STATE_DOWN) {
  6841. qeth_clear_cmd_buffers(&card->read);
  6842. qeth_clear_cmd_buffers(&card->write);
  6843. }
  6844. card->use_hard_stop = 0;
  6845. return rc;
  6846. }
  6847. static int
  6848. qeth_get_unique_id(struct qeth_card *card)
  6849. {
  6850. int rc = 0;
  6851. #ifdef CONFIG_QETH_IPV6
  6852. struct qeth_cmd_buffer *iob;
  6853. struct qeth_ipa_cmd *cmd;
  6854. QETH_DBF_TEXT(setup, 2, "guniqeid");
  6855. if (!qeth_is_supported(card,IPA_IPV6)) {
  6856. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6857. UNIQUE_ID_NOT_BY_CARD;
  6858. return 0;
  6859. }
  6860. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  6861. QETH_PROT_IPV6);
  6862. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6863. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6864. card->info.unique_id;
  6865. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  6866. #else
  6867. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6868. UNIQUE_ID_NOT_BY_CARD;
  6869. #endif
  6870. return rc;
  6871. }
  6872. static void
  6873. qeth_print_status_with_portname(struct qeth_card *card)
  6874. {
  6875. char dbf_text[15];
  6876. int i;
  6877. sprintf(dbf_text, "%s", card->info.portname + 1);
  6878. for (i = 0; i < 8; i++)
  6879. dbf_text[i] =
  6880. (char) _ebcasc[(__u8) dbf_text[i]];
  6881. dbf_text[8] = 0;
  6882. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  6883. "with link type %s (portname: %s)\n",
  6884. CARD_RDEV_ID(card),
  6885. CARD_WDEV_ID(card),
  6886. CARD_DDEV_ID(card),
  6887. qeth_get_cardname(card),
  6888. (card->info.mcl_level[0]) ? " (level: " : "",
  6889. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6890. (card->info.mcl_level[0]) ? ")" : "",
  6891. qeth_get_cardname_short(card),
  6892. dbf_text);
  6893. }
  6894. static void
  6895. qeth_print_status_no_portname(struct qeth_card *card)
  6896. {
  6897. if (card->info.portname[0])
  6898. printk("qeth: Device %s/%s/%s is a%s "
  6899. "card%s%s%s\nwith link type %s "
  6900. "(no portname needed by interface).\n",
  6901. CARD_RDEV_ID(card),
  6902. CARD_WDEV_ID(card),
  6903. CARD_DDEV_ID(card),
  6904. qeth_get_cardname(card),
  6905. (card->info.mcl_level[0]) ? " (level: " : "",
  6906. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6907. (card->info.mcl_level[0]) ? ")" : "",
  6908. qeth_get_cardname_short(card));
  6909. else
  6910. printk("qeth: Device %s/%s/%s is a%s "
  6911. "card%s%s%s\nwith link type %s.\n",
  6912. CARD_RDEV_ID(card),
  6913. CARD_WDEV_ID(card),
  6914. CARD_DDEV_ID(card),
  6915. qeth_get_cardname(card),
  6916. (card->info.mcl_level[0]) ? " (level: " : "",
  6917. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  6918. (card->info.mcl_level[0]) ? ")" : "",
  6919. qeth_get_cardname_short(card));
  6920. }
  6921. static void
  6922. qeth_print_status_message(struct qeth_card *card)
  6923. {
  6924. switch (card->info.type) {
  6925. case QETH_CARD_TYPE_OSAE:
  6926. /* VM will use a non-zero first character
  6927. * to indicate a HiperSockets like reporting
  6928. * of the level OSA sets the first character to zero
  6929. * */
  6930. if (!card->info.mcl_level[0]) {
  6931. sprintf(card->info.mcl_level,"%02x%02x",
  6932. card->info.mcl_level[2],
  6933. card->info.mcl_level[3]);
  6934. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6935. break;
  6936. }
  6937. /* fallthrough */
  6938. case QETH_CARD_TYPE_IQD:
  6939. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  6940. card->info.mcl_level[0]];
  6941. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  6942. card->info.mcl_level[1]];
  6943. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  6944. card->info.mcl_level[2]];
  6945. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  6946. card->info.mcl_level[3]];
  6947. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  6948. break;
  6949. default:
  6950. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  6951. }
  6952. if (card->info.portname_required)
  6953. qeth_print_status_with_portname(card);
  6954. else
  6955. qeth_print_status_no_portname(card);
  6956. }
  6957. static int
  6958. qeth_register_netdev(struct qeth_card *card)
  6959. {
  6960. QETH_DBF_TEXT(setup, 3, "regnetd");
  6961. if (card->dev->reg_state != NETREG_UNINITIALIZED) {
  6962. qeth_netdev_init(card->dev);
  6963. return 0;
  6964. }
  6965. /* sysfs magic */
  6966. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  6967. return register_netdev(card->dev);
  6968. }
  6969. static void
  6970. qeth_start_again(struct qeth_card *card, int recovery_mode)
  6971. {
  6972. QETH_DBF_TEXT(setup ,2, "startag");
  6973. if (recovery_mode &&
  6974. card->info.type != QETH_CARD_TYPE_OSN) {
  6975. qeth_open(card->dev);
  6976. } else {
  6977. rtnl_lock();
  6978. dev_open(card->dev);
  6979. rtnl_unlock();
  6980. }
  6981. /* this also sets saved unicast addresses */
  6982. qeth_set_multicast_list(card->dev);
  6983. }
  6984. /* Layer 2 specific stuff */
  6985. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  6986. if (card->options.option == value) { \
  6987. PRINT_ERR("%s not supported with layer 2 " \
  6988. "functionality, ignoring option on read" \
  6989. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6990. card->options.option = reset_value; \
  6991. }
  6992. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  6993. if (card->options.option != value) { \
  6994. PRINT_ERR("%s not supported with layer 2 " \
  6995. "functionality, ignoring option on read" \
  6996. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  6997. card->options.option = reset_value; \
  6998. }
  6999. static void qeth_make_parameters_consistent(struct qeth_card *card)
  7000. {
  7001. if (card->options.layer2 == 0)
  7002. return;
  7003. if (card->info.type == QETH_CARD_TYPE_OSN)
  7004. return;
  7005. if (card->info.type == QETH_CARD_TYPE_IQD) {
  7006. PRINT_ERR("Device %s does not support layer 2 functionality." \
  7007. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  7008. card->options.layer2 = 0;
  7009. return;
  7010. }
  7011. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  7012. "Routing options are");
  7013. #ifdef CONFIG_QETH_IPV6
  7014. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  7015. "Routing options are");
  7016. #endif
  7017. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  7018. QETH_CHECKSUM_DEFAULT,
  7019. "Checksumming options are");
  7020. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  7021. QETH_TR_BROADCAST_ALLRINGS,
  7022. "Broadcast mode options are");
  7023. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  7024. QETH_TR_MACADDR_NONCANONICAL,
  7025. "Canonical MAC addr options are");
  7026. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  7027. "Broadcast faking options are");
  7028. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7029. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7030. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7031. }
  7032. static int
  7033. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7034. {
  7035. struct qeth_card *card = gdev->dev.driver_data;
  7036. int rc = 0;
  7037. enum qeth_card_states recover_flag;
  7038. BUG_ON(!card);
  7039. QETH_DBF_TEXT(setup ,2, "setonlin");
  7040. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7041. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7042. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7043. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7044. CARD_BUS_ID(card));
  7045. return -ERESTARTSYS;
  7046. }
  7047. recover_flag = card->state;
  7048. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7049. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7050. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7051. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7052. return -EIO;
  7053. }
  7054. qeth_make_parameters_consistent(card);
  7055. if ((rc = qeth_hardsetup_card(card))){
  7056. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7057. goto out_remove;
  7058. }
  7059. card->state = CARD_STATE_HARDSETUP;
  7060. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7061. rc = qeth_get_unique_id(card);
  7062. if (rc && card->options.layer2 == 0) {
  7063. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7064. goto out_remove;
  7065. }
  7066. qeth_print_status_message(card);
  7067. if ((rc = qeth_register_netdev(card))){
  7068. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7069. goto out_remove;
  7070. }
  7071. if ((rc = qeth_softsetup_card(card))){
  7072. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7073. goto out_remove;
  7074. }
  7075. card->state = CARD_STATE_SOFTSETUP;
  7076. if ((rc = qeth_init_qdio_queues(card))){
  7077. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7078. goto out_remove;
  7079. }
  7080. netif_carrier_on(card->dev);
  7081. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7082. if (recover_flag == CARD_STATE_RECOVER)
  7083. qeth_start_again(card, recovery_mode);
  7084. qeth_notify_processes();
  7085. return 0;
  7086. out_remove:
  7087. card->use_hard_stop = 1;
  7088. qeth_stop_card(card, 0);
  7089. ccw_device_set_offline(CARD_DDEV(card));
  7090. ccw_device_set_offline(CARD_WDEV(card));
  7091. ccw_device_set_offline(CARD_RDEV(card));
  7092. if (recover_flag == CARD_STATE_RECOVER)
  7093. card->state = CARD_STATE_RECOVER;
  7094. else
  7095. card->state = CARD_STATE_DOWN;
  7096. return -ENODEV;
  7097. }
  7098. static int
  7099. qeth_set_online(struct ccwgroup_device *gdev)
  7100. {
  7101. return __qeth_set_online(gdev, 0);
  7102. }
  7103. static struct ccw_device_id qeth_ids[] = {
  7104. {CCW_DEVICE(0x1731, 0x01), driver_info:QETH_CARD_TYPE_OSAE},
  7105. {CCW_DEVICE(0x1731, 0x05), driver_info:QETH_CARD_TYPE_IQD},
  7106. {CCW_DEVICE(0x1731, 0x06), driver_info:QETH_CARD_TYPE_OSN},
  7107. {},
  7108. };
  7109. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7110. struct device *qeth_root_dev = NULL;
  7111. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7112. .owner = THIS_MODULE,
  7113. .name = "qeth",
  7114. .driver_id = 0xD8C5E3C8,
  7115. .probe = qeth_probe_device,
  7116. .remove = qeth_remove_device,
  7117. .set_online = qeth_set_online,
  7118. .set_offline = qeth_set_offline,
  7119. };
  7120. struct ccw_driver qeth_ccw_driver = {
  7121. .name = "qeth",
  7122. .ids = qeth_ids,
  7123. .probe = ccwgroup_probe_ccwdev,
  7124. .remove = ccwgroup_remove_ccwdev,
  7125. };
  7126. static void
  7127. qeth_unregister_dbf_views(void)
  7128. {
  7129. if (qeth_dbf_setup)
  7130. debug_unregister(qeth_dbf_setup);
  7131. if (qeth_dbf_qerr)
  7132. debug_unregister(qeth_dbf_qerr);
  7133. if (qeth_dbf_sense)
  7134. debug_unregister(qeth_dbf_sense);
  7135. if (qeth_dbf_misc)
  7136. debug_unregister(qeth_dbf_misc);
  7137. if (qeth_dbf_data)
  7138. debug_unregister(qeth_dbf_data);
  7139. if (qeth_dbf_control)
  7140. debug_unregister(qeth_dbf_control);
  7141. if (qeth_dbf_trace)
  7142. debug_unregister(qeth_dbf_trace);
  7143. }
  7144. static int
  7145. qeth_register_dbf_views(void)
  7146. {
  7147. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7148. QETH_DBF_SETUP_PAGES,
  7149. QETH_DBF_SETUP_NR_AREAS,
  7150. QETH_DBF_SETUP_LEN);
  7151. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7152. QETH_DBF_MISC_PAGES,
  7153. QETH_DBF_MISC_NR_AREAS,
  7154. QETH_DBF_MISC_LEN);
  7155. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7156. QETH_DBF_DATA_PAGES,
  7157. QETH_DBF_DATA_NR_AREAS,
  7158. QETH_DBF_DATA_LEN);
  7159. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7160. QETH_DBF_CONTROL_PAGES,
  7161. QETH_DBF_CONTROL_NR_AREAS,
  7162. QETH_DBF_CONTROL_LEN);
  7163. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7164. QETH_DBF_SENSE_PAGES,
  7165. QETH_DBF_SENSE_NR_AREAS,
  7166. QETH_DBF_SENSE_LEN);
  7167. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7168. QETH_DBF_QERR_PAGES,
  7169. QETH_DBF_QERR_NR_AREAS,
  7170. QETH_DBF_QERR_LEN);
  7171. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7172. QETH_DBF_TRACE_PAGES,
  7173. QETH_DBF_TRACE_NR_AREAS,
  7174. QETH_DBF_TRACE_LEN);
  7175. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7176. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7177. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7178. (qeth_dbf_trace == NULL)) {
  7179. qeth_unregister_dbf_views();
  7180. return -ENOMEM;
  7181. }
  7182. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7183. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7184. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7185. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7186. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7187. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7188. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7189. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7190. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7191. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7192. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7193. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7194. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7195. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7196. return 0;
  7197. }
  7198. #ifdef CONFIG_QETH_IPV6
  7199. extern struct neigh_table arp_tbl;
  7200. static struct neigh_ops *arp_direct_ops;
  7201. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7202. static struct neigh_ops arp_direct_ops_template = {
  7203. .family = AF_INET,
  7204. .destructor = NULL,
  7205. .solicit = NULL,
  7206. .error_report = NULL,
  7207. .output = dev_queue_xmit,
  7208. .connected_output = dev_queue_xmit,
  7209. .hh_output = dev_queue_xmit,
  7210. .queue_xmit = dev_queue_xmit
  7211. };
  7212. static int
  7213. qeth_arp_constructor(struct neighbour *neigh)
  7214. {
  7215. struct net_device *dev = neigh->dev;
  7216. struct in_device *in_dev;
  7217. struct neigh_parms *parms;
  7218. struct qeth_card *card;
  7219. card = qeth_get_card_from_dev(dev);
  7220. if (card == NULL)
  7221. goto out;
  7222. if((card->options.layer2) ||
  7223. (card->dev->hard_header == qeth_fake_header))
  7224. goto out;
  7225. rcu_read_lock();
  7226. in_dev = __in_dev_get_rcu(dev);
  7227. if (in_dev == NULL) {
  7228. rcu_read_unlock();
  7229. return -EINVAL;
  7230. }
  7231. parms = in_dev->arp_parms;
  7232. __neigh_parms_put(neigh->parms);
  7233. neigh->parms = neigh_parms_clone(parms);
  7234. rcu_read_unlock();
  7235. neigh->type = inet_addr_type(*(u32 *) neigh->primary_key);
  7236. neigh->nud_state = NUD_NOARP;
  7237. neigh->ops = arp_direct_ops;
  7238. neigh->output = neigh->ops->queue_xmit;
  7239. return 0;
  7240. out:
  7241. return qeth_old_arp_constructor(neigh);
  7242. }
  7243. #endif /*CONFIG_QETH_IPV6*/
  7244. /*
  7245. * IP address takeover related functions
  7246. */
  7247. static void
  7248. qeth_clear_ipato_list(struct qeth_card *card)
  7249. {
  7250. struct qeth_ipato_entry *ipatoe, *tmp;
  7251. unsigned long flags;
  7252. spin_lock_irqsave(&card->ip_lock, flags);
  7253. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7254. list_del(&ipatoe->entry);
  7255. kfree(ipatoe);
  7256. }
  7257. spin_unlock_irqrestore(&card->ip_lock, flags);
  7258. }
  7259. int
  7260. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7261. {
  7262. struct qeth_ipato_entry *ipatoe;
  7263. unsigned long flags;
  7264. int rc = 0;
  7265. QETH_DBF_TEXT(trace, 2, "addipato");
  7266. spin_lock_irqsave(&card->ip_lock, flags);
  7267. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7268. if (ipatoe->proto != new->proto)
  7269. continue;
  7270. if (!memcmp(ipatoe->addr, new->addr,
  7271. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7272. (ipatoe->mask_bits == new->mask_bits)){
  7273. PRINT_WARN("ipato entry already exists!\n");
  7274. rc = -EEXIST;
  7275. break;
  7276. }
  7277. }
  7278. if (!rc) {
  7279. list_add_tail(&new->entry, &card->ipato.entries);
  7280. }
  7281. spin_unlock_irqrestore(&card->ip_lock, flags);
  7282. return rc;
  7283. }
  7284. void
  7285. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7286. u8 *addr, int mask_bits)
  7287. {
  7288. struct qeth_ipato_entry *ipatoe, *tmp;
  7289. unsigned long flags;
  7290. QETH_DBF_TEXT(trace, 2, "delipato");
  7291. spin_lock_irqsave(&card->ip_lock, flags);
  7292. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7293. if (ipatoe->proto != proto)
  7294. continue;
  7295. if (!memcmp(ipatoe->addr, addr,
  7296. (proto == QETH_PROT_IPV4)? 4:16) &&
  7297. (ipatoe->mask_bits == mask_bits)){
  7298. list_del(&ipatoe->entry);
  7299. kfree(ipatoe);
  7300. }
  7301. }
  7302. spin_unlock_irqrestore(&card->ip_lock, flags);
  7303. }
  7304. static inline void
  7305. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7306. {
  7307. int i, j;
  7308. u8 octet;
  7309. for (i = 0; i < len; ++i){
  7310. octet = addr[i];
  7311. for (j = 7; j >= 0; --j){
  7312. bits[i*8 + j] = octet & 1;
  7313. octet >>= 1;
  7314. }
  7315. }
  7316. }
  7317. static int
  7318. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7319. {
  7320. struct qeth_ipato_entry *ipatoe;
  7321. u8 addr_bits[128] = {0, };
  7322. u8 ipatoe_bits[128] = {0, };
  7323. int rc = 0;
  7324. if (!card->ipato.enabled)
  7325. return 0;
  7326. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7327. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7328. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7329. if (addr->proto != ipatoe->proto)
  7330. continue;
  7331. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7332. (ipatoe->proto==QETH_PROT_IPV4) ?
  7333. 4:16);
  7334. if (addr->proto == QETH_PROT_IPV4)
  7335. rc = !memcmp(addr_bits, ipatoe_bits,
  7336. min(32, ipatoe->mask_bits));
  7337. else
  7338. rc = !memcmp(addr_bits, ipatoe_bits,
  7339. min(128, ipatoe->mask_bits));
  7340. if (rc)
  7341. break;
  7342. }
  7343. /* invert? */
  7344. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7345. rc = !rc;
  7346. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7347. rc = !rc;
  7348. return rc;
  7349. }
  7350. /*
  7351. * VIPA related functions
  7352. */
  7353. int
  7354. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7355. const u8 *addr)
  7356. {
  7357. struct qeth_ipaddr *ipaddr;
  7358. unsigned long flags;
  7359. int rc = 0;
  7360. ipaddr = qeth_get_addr_buffer(proto);
  7361. if (ipaddr){
  7362. if (proto == QETH_PROT_IPV4){
  7363. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7364. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7365. ipaddr->u.a4.mask = 0;
  7366. #ifdef CONFIG_QETH_IPV6
  7367. } else if (proto == QETH_PROT_IPV6){
  7368. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7369. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7370. ipaddr->u.a6.pfxlen = 0;
  7371. #endif
  7372. }
  7373. ipaddr->type = QETH_IP_TYPE_VIPA;
  7374. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7375. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7376. } else
  7377. return -ENOMEM;
  7378. spin_lock_irqsave(&card->ip_lock, flags);
  7379. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7380. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7381. rc = -EEXIST;
  7382. spin_unlock_irqrestore(&card->ip_lock, flags);
  7383. if (rc){
  7384. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7385. return rc;
  7386. }
  7387. if (!qeth_add_ip(card, ipaddr))
  7388. kfree(ipaddr);
  7389. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7390. schedule_work(&card->kernel_thread_starter);
  7391. return rc;
  7392. }
  7393. void
  7394. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7395. const u8 *addr)
  7396. {
  7397. struct qeth_ipaddr *ipaddr;
  7398. ipaddr = qeth_get_addr_buffer(proto);
  7399. if (ipaddr){
  7400. if (proto == QETH_PROT_IPV4){
  7401. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7402. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7403. ipaddr->u.a4.mask = 0;
  7404. #ifdef CONFIG_QETH_IPV6
  7405. } else if (proto == QETH_PROT_IPV6){
  7406. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7407. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7408. ipaddr->u.a6.pfxlen = 0;
  7409. #endif
  7410. }
  7411. ipaddr->type = QETH_IP_TYPE_VIPA;
  7412. } else
  7413. return;
  7414. if (!qeth_delete_ip(card, ipaddr))
  7415. kfree(ipaddr);
  7416. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7417. schedule_work(&card->kernel_thread_starter);
  7418. }
  7419. /*
  7420. * proxy ARP related functions
  7421. */
  7422. int
  7423. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7424. const u8 *addr)
  7425. {
  7426. struct qeth_ipaddr *ipaddr;
  7427. unsigned long flags;
  7428. int rc = 0;
  7429. ipaddr = qeth_get_addr_buffer(proto);
  7430. if (ipaddr){
  7431. if (proto == QETH_PROT_IPV4){
  7432. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7433. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7434. ipaddr->u.a4.mask = 0;
  7435. #ifdef CONFIG_QETH_IPV6
  7436. } else if (proto == QETH_PROT_IPV6){
  7437. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7438. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7439. ipaddr->u.a6.pfxlen = 0;
  7440. #endif
  7441. }
  7442. ipaddr->type = QETH_IP_TYPE_RXIP;
  7443. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7444. ipaddr->del_flags = 0;
  7445. } else
  7446. return -ENOMEM;
  7447. spin_lock_irqsave(&card->ip_lock, flags);
  7448. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7449. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7450. rc = -EEXIST;
  7451. spin_unlock_irqrestore(&card->ip_lock, flags);
  7452. if (rc){
  7453. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7454. return rc;
  7455. }
  7456. if (!qeth_add_ip(card, ipaddr))
  7457. kfree(ipaddr);
  7458. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7459. schedule_work(&card->kernel_thread_starter);
  7460. return 0;
  7461. }
  7462. void
  7463. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7464. const u8 *addr)
  7465. {
  7466. struct qeth_ipaddr *ipaddr;
  7467. ipaddr = qeth_get_addr_buffer(proto);
  7468. if (ipaddr){
  7469. if (proto == QETH_PROT_IPV4){
  7470. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7471. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7472. ipaddr->u.a4.mask = 0;
  7473. #ifdef CONFIG_QETH_IPV6
  7474. } else if (proto == QETH_PROT_IPV6){
  7475. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7476. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7477. ipaddr->u.a6.pfxlen = 0;
  7478. #endif
  7479. }
  7480. ipaddr->type = QETH_IP_TYPE_RXIP;
  7481. } else
  7482. return;
  7483. if (!qeth_delete_ip(card, ipaddr))
  7484. kfree(ipaddr);
  7485. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7486. schedule_work(&card->kernel_thread_starter);
  7487. }
  7488. /**
  7489. * IP event handler
  7490. */
  7491. static int
  7492. qeth_ip_event(struct notifier_block *this,
  7493. unsigned long event,void *ptr)
  7494. {
  7495. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7496. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7497. struct qeth_ipaddr *addr;
  7498. struct qeth_card *card;
  7499. QETH_DBF_TEXT(trace,3,"ipevent");
  7500. card = qeth_get_card_from_dev(dev);
  7501. if (!card)
  7502. return NOTIFY_DONE;
  7503. if (card->options.layer2)
  7504. return NOTIFY_DONE;
  7505. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7506. if (addr != NULL) {
  7507. addr->u.a4.addr = ifa->ifa_address;
  7508. addr->u.a4.mask = ifa->ifa_mask;
  7509. addr->type = QETH_IP_TYPE_NORMAL;
  7510. } else
  7511. goto out;
  7512. switch(event) {
  7513. case NETDEV_UP:
  7514. if (!qeth_add_ip(card, addr))
  7515. kfree(addr);
  7516. break;
  7517. case NETDEV_DOWN:
  7518. if (!qeth_delete_ip(card, addr))
  7519. kfree(addr);
  7520. break;
  7521. default:
  7522. break;
  7523. }
  7524. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7525. schedule_work(&card->kernel_thread_starter);
  7526. out:
  7527. return NOTIFY_DONE;
  7528. }
  7529. static struct notifier_block qeth_ip_notifier = {
  7530. qeth_ip_event,
  7531. 0
  7532. };
  7533. #ifdef CONFIG_QETH_IPV6
  7534. /**
  7535. * IPv6 event handler
  7536. */
  7537. static int
  7538. qeth_ip6_event(struct notifier_block *this,
  7539. unsigned long event,void *ptr)
  7540. {
  7541. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7542. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7543. struct qeth_ipaddr *addr;
  7544. struct qeth_card *card;
  7545. QETH_DBF_TEXT(trace,3,"ip6event");
  7546. card = qeth_get_card_from_dev(dev);
  7547. if (!card)
  7548. return NOTIFY_DONE;
  7549. if (!qeth_is_supported(card, IPA_IPV6))
  7550. return NOTIFY_DONE;
  7551. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7552. if (addr != NULL) {
  7553. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7554. addr->u.a6.pfxlen = ifa->prefix_len;
  7555. addr->type = QETH_IP_TYPE_NORMAL;
  7556. } else
  7557. goto out;
  7558. switch(event) {
  7559. case NETDEV_UP:
  7560. if (!qeth_add_ip(card, addr))
  7561. kfree(addr);
  7562. break;
  7563. case NETDEV_DOWN:
  7564. if (!qeth_delete_ip(card, addr))
  7565. kfree(addr);
  7566. break;
  7567. default:
  7568. break;
  7569. }
  7570. if (qeth_set_thread_start_bit(card, QETH_SET_IP_THREAD) == 0)
  7571. schedule_work(&card->kernel_thread_starter);
  7572. out:
  7573. return NOTIFY_DONE;
  7574. }
  7575. static struct notifier_block qeth_ip6_notifier = {
  7576. qeth_ip6_event,
  7577. 0
  7578. };
  7579. #endif
  7580. static int
  7581. __qeth_reboot_event_card(struct device *dev, void *data)
  7582. {
  7583. struct qeth_card *card;
  7584. card = (struct qeth_card *) dev->driver_data;
  7585. qeth_clear_ip_list(card, 0, 0);
  7586. qeth_qdio_clear_card(card, 0);
  7587. return 0;
  7588. }
  7589. static int
  7590. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7591. {
  7592. driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7593. __qeth_reboot_event_card);
  7594. return NOTIFY_DONE;
  7595. }
  7596. static struct notifier_block qeth_reboot_notifier = {
  7597. qeth_reboot_event,
  7598. 0
  7599. };
  7600. static int
  7601. qeth_register_notifiers(void)
  7602. {
  7603. int r;
  7604. QETH_DBF_TEXT(trace,5,"regnotif");
  7605. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7606. return r;
  7607. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7608. goto out_reboot;
  7609. #ifdef CONFIG_QETH_IPV6
  7610. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7611. goto out_ipv4;
  7612. #endif
  7613. return 0;
  7614. #ifdef CONFIG_QETH_IPV6
  7615. out_ipv4:
  7616. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7617. #endif
  7618. out_reboot:
  7619. unregister_reboot_notifier(&qeth_reboot_notifier);
  7620. return r;
  7621. }
  7622. /**
  7623. * unregister all event notifiers
  7624. */
  7625. static void
  7626. qeth_unregister_notifiers(void)
  7627. {
  7628. QETH_DBF_TEXT(trace,5,"unregnot");
  7629. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7630. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7631. #ifdef CONFIG_QETH_IPV6
  7632. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7633. #endif /* QETH_IPV6 */
  7634. }
  7635. #ifdef CONFIG_QETH_IPV6
  7636. static int
  7637. qeth_ipv6_init(void)
  7638. {
  7639. qeth_old_arp_constructor = arp_tbl.constructor;
  7640. write_lock(&arp_tbl.lock);
  7641. arp_tbl.constructor = qeth_arp_constructor;
  7642. write_unlock(&arp_tbl.lock);
  7643. arp_direct_ops = (struct neigh_ops*)
  7644. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7645. if (!arp_direct_ops)
  7646. return -ENOMEM;
  7647. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7648. sizeof(struct neigh_ops));
  7649. return 0;
  7650. }
  7651. static void
  7652. qeth_ipv6_uninit(void)
  7653. {
  7654. write_lock(&arp_tbl.lock);
  7655. arp_tbl.constructor = qeth_old_arp_constructor;
  7656. write_unlock(&arp_tbl.lock);
  7657. kfree(arp_direct_ops);
  7658. }
  7659. #endif /* CONFIG_QETH_IPV6 */
  7660. static void
  7661. qeth_sysfs_unregister(void)
  7662. {
  7663. qeth_remove_driver_attributes();
  7664. ccw_driver_unregister(&qeth_ccw_driver);
  7665. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7666. s390_root_dev_unregister(qeth_root_dev);
  7667. }
  7668. /**
  7669. * register qeth at sysfs
  7670. */
  7671. static int
  7672. qeth_sysfs_register(void)
  7673. {
  7674. int rc=0;
  7675. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7676. if (rc)
  7677. return rc;
  7678. rc = ccw_driver_register(&qeth_ccw_driver);
  7679. if (rc)
  7680. return rc;
  7681. rc = qeth_create_driver_attributes();
  7682. if (rc)
  7683. return rc;
  7684. qeth_root_dev = s390_root_dev_register("qeth");
  7685. if (IS_ERR(qeth_root_dev)) {
  7686. rc = PTR_ERR(qeth_root_dev);
  7687. return rc;
  7688. }
  7689. return 0;
  7690. }
  7691. /***
  7692. * init function
  7693. */
  7694. static int __init
  7695. qeth_init(void)
  7696. {
  7697. int rc=0;
  7698. PRINT_INFO("loading %s\n", version);
  7699. INIT_LIST_HEAD(&qeth_card_list.list);
  7700. INIT_LIST_HEAD(&qeth_notify_list);
  7701. spin_lock_init(&qeth_notify_lock);
  7702. rwlock_init(&qeth_card_list.rwlock);
  7703. if (qeth_register_dbf_views())
  7704. goto out_err;
  7705. if (qeth_sysfs_register())
  7706. goto out_sysfs;
  7707. #ifdef CONFIG_QETH_IPV6
  7708. if (qeth_ipv6_init()) {
  7709. PRINT_ERR("Out of memory during ipv6 init.\n");
  7710. goto out_sysfs;
  7711. }
  7712. #endif /* QETH_IPV6 */
  7713. if (qeth_register_notifiers())
  7714. goto out_ipv6;
  7715. if (qeth_create_procfs_entries())
  7716. goto out_notifiers;
  7717. return rc;
  7718. out_notifiers:
  7719. qeth_unregister_notifiers();
  7720. out_ipv6:
  7721. #ifdef CONFIG_QETH_IPV6
  7722. qeth_ipv6_uninit();
  7723. #endif /* QETH_IPV6 */
  7724. out_sysfs:
  7725. qeth_sysfs_unregister();
  7726. qeth_unregister_dbf_views();
  7727. out_err:
  7728. PRINT_ERR("Initialization failed");
  7729. return rc;
  7730. }
  7731. static void
  7732. __exit qeth_exit(void)
  7733. {
  7734. struct qeth_card *card, *tmp;
  7735. unsigned long flags;
  7736. QETH_DBF_TEXT(trace,1, "cleanup.");
  7737. /*
  7738. * Weed would not need to clean up our devices here, because the
  7739. * common device layer calls qeth_remove_device for each device
  7740. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  7741. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  7742. * qeth_remove_device called by the common device layer would otherwise
  7743. * do a "hard" shutdown (card->use_hard_stop is set to one in
  7744. * qeth_remove_device).
  7745. */
  7746. again:
  7747. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  7748. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  7749. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7750. qeth_set_offline(card->gdev);
  7751. qeth_remove_device(card->gdev);
  7752. goto again;
  7753. }
  7754. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  7755. #ifdef CONFIG_QETH_IPV6
  7756. qeth_ipv6_uninit();
  7757. #endif
  7758. qeth_unregister_notifiers();
  7759. qeth_remove_procfs_entries();
  7760. qeth_sysfs_unregister();
  7761. qeth_unregister_dbf_views();
  7762. printk("qeth: removed\n");
  7763. }
  7764. EXPORT_SYMBOL(qeth_osn_register);
  7765. EXPORT_SYMBOL(qeth_osn_deregister);
  7766. EXPORT_SYMBOL(qeth_osn_assist);
  7767. module_init(qeth_init);
  7768. module_exit(qeth_exit);
  7769. MODULE_AUTHOR("Frank Pavlic <fpavlic@de.ibm.com>");
  7770. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  7771. "Copyright 2000,2003 IBM Corporation\n");
  7772. MODULE_LICENSE("GPL");