au1000_generic.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /*
  2. * Alchemy Semi Au1000 pcmcia driver include file
  3. *
  4. * Copyright 2001 MontaVista Software Inc.
  5. * Author: MontaVista Software, Inc.
  6. * ppopov@mvista.com or source@mvista.com
  7. *
  8. * This program is free software; you can distribute it and/or modify it
  9. * under the terms of the GNU General Public License (Version 2) as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  15. * for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along
  18. * with this program; if not, write to the Free Software Foundation, Inc.,
  19. * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
  20. */
  21. #ifndef __ASM_AU1000_PCMCIA_H
  22. #define __ASM_AU1000_PCMCIA_H
  23. /* include the world */
  24. #include <linux/config.h>
  25. #include <pcmcia/cs_types.h>
  26. #include <pcmcia/cs.h>
  27. #include <pcmcia/ss.h>
  28. #include <pcmcia/bulkmem.h>
  29. #include <pcmcia/cistpl.h>
  30. #include "cs_internal.h"
  31. #define AU1000_PCMCIA_POLL_PERIOD (2*HZ)
  32. #define AU1000_PCMCIA_IO_SPEED (255)
  33. #define AU1000_PCMCIA_MEM_SPEED (300)
  34. #define AU1X_SOCK0_IO 0xF00000000
  35. #define AU1X_SOCK0_PHYS_ATTR 0xF40000000
  36. #define AU1X_SOCK0_PHYS_MEM 0xF80000000
  37. /* pseudo 32 bit phys addresses, which get fixed up to the
  38. * real 36 bit address in fixup_bigphys_addr() */
  39. #define AU1X_SOCK0_PSEUDO_PHYS_ATTR 0xF4000000
  40. #define AU1X_SOCK0_PSEUDO_PHYS_MEM 0xF8000000
  41. /* pcmcia socket 1 needs external glue logic so the memory map
  42. * differs from board to board.
  43. */
  44. #if defined(CONFIG_MIPS_PB1000) || defined(CONFIG_MIPS_PB1100) || defined(CONFIG_MIPS_PB1500) || defined(CONFIG_MIPS_PB1550) || defined(CONFIG_MIPS_PB1200)
  45. #define AU1X_SOCK1_IO 0xF08000000
  46. #define AU1X_SOCK1_PHYS_ATTR 0xF48000000
  47. #define AU1X_SOCK1_PHYS_MEM 0xF88000000
  48. #define AU1X_SOCK1_PSEUDO_PHYS_ATTR 0xF4800000
  49. #define AU1X_SOCK1_PSEUDO_PHYS_MEM 0xF8800000
  50. #elif defined(CONFIG_MIPS_DB1000) || defined(CONFIG_MIPS_DB1100) || defined(CONFIG_MIPS_DB1500) || defined(CONFIG_MIPS_DB1550) || defined(CONFIG_MIPS_DB1200)
  51. #define AU1X_SOCK1_IO 0xF04000000
  52. #define AU1X_SOCK1_PHYS_ATTR 0xF44000000
  53. #define AU1X_SOCK1_PHYS_MEM 0xF84000000
  54. #define AU1X_SOCK1_PSEUDO_PHYS_ATTR 0xF4400000
  55. #define AU1X_SOCK1_PSEUDO_PHYS_MEM 0xF8400000
  56. #endif
  57. struct pcmcia_state {
  58. unsigned detect: 1,
  59. ready: 1,
  60. wrprot: 1,
  61. bvd1: 1,
  62. bvd2: 1,
  63. vs_3v: 1,
  64. vs_Xv: 1;
  65. };
  66. struct pcmcia_configure {
  67. unsigned sock: 8,
  68. vcc: 8,
  69. vpp: 8,
  70. output: 1,
  71. speaker: 1,
  72. reset: 1;
  73. };
  74. struct pcmcia_irqs {
  75. int sock;
  76. int irq;
  77. const char *str;
  78. };
  79. struct au1000_pcmcia_socket {
  80. struct pcmcia_socket socket;
  81. /*
  82. * Info from low level handler
  83. */
  84. struct device *dev;
  85. unsigned int nr;
  86. unsigned int irq;
  87. /*
  88. * Core PCMCIA state
  89. */
  90. struct pcmcia_low_level *ops;
  91. unsigned int status;
  92. socket_state_t cs_state;
  93. unsigned short spd_io[MAX_IO_WIN];
  94. unsigned short spd_mem[MAX_WIN];
  95. unsigned short spd_attr[MAX_WIN];
  96. struct resource res_skt;
  97. struct resource res_io;
  98. struct resource res_mem;
  99. struct resource res_attr;
  100. void * virt_io;
  101. ioaddr_t phys_io;
  102. unsigned int phys_attr;
  103. unsigned int phys_mem;
  104. unsigned short speed_io, speed_attr, speed_mem;
  105. unsigned int irq_state;
  106. struct timer_list poll_timer;
  107. };
  108. struct pcmcia_low_level {
  109. struct module *owner;
  110. int (*hw_init)(struct au1000_pcmcia_socket *);
  111. void (*hw_shutdown)(struct au1000_pcmcia_socket *);
  112. void (*socket_state)(struct au1000_pcmcia_socket *, struct pcmcia_state *);
  113. int (*configure_socket)(struct au1000_pcmcia_socket *, struct socket_state_t *);
  114. /*
  115. * Enable card status IRQs on (re-)initialisation. This can
  116. * be called at initialisation, power management event, or
  117. * pcmcia event.
  118. */
  119. void (*socket_init)(struct au1000_pcmcia_socket *);
  120. /*
  121. * Disable card status IRQs and PCMCIA bus on suspend.
  122. */
  123. void (*socket_suspend)(struct au1000_pcmcia_socket *);
  124. };
  125. extern int au1x_board_init(struct device *dev);
  126. #endif /* __ASM_AU1000_PCMCIA_H */