pxaficp_ir.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866
  1. /*
  2. * linux/drivers/net/irda/pxaficp_ir.c
  3. *
  4. * Based on sa1100_ir.c by Russell King
  5. *
  6. * Changes copyright (C) 2003-2005 MontaVista Software, Inc.
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. * Infra-red driver (SIR/FIR) for the PXA2xx embedded microprocessor
  13. *
  14. */
  15. #include <linux/config.h>
  16. #include <linux/module.h>
  17. #include <linux/types.h>
  18. #include <linux/init.h>
  19. #include <linux/errno.h>
  20. #include <linux/netdevice.h>
  21. #include <linux/slab.h>
  22. #include <linux/rtnetlink.h>
  23. #include <linux/interrupt.h>
  24. #include <linux/dma-mapping.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/pm.h>
  27. #include <net/irda/irda.h>
  28. #include <net/irda/irmod.h>
  29. #include <net/irda/wrapper.h>
  30. #include <net/irda/irda_device.h>
  31. #include <asm/irq.h>
  32. #include <asm/dma.h>
  33. #include <asm/delay.h>
  34. #include <asm/hardware.h>
  35. #include <asm/arch/irda.h>
  36. #include <asm/arch/pxa-regs.h>
  37. #ifdef CONFIG_MACH_MAINSTONE
  38. #include <asm/arch/mainstone.h>
  39. #endif
  40. #define IrSR_RXPL_NEG_IS_ZERO (1<<4)
  41. #define IrSR_RXPL_POS_IS_ZERO 0x0
  42. #define IrSR_TXPL_NEG_IS_ZERO (1<<3)
  43. #define IrSR_TXPL_POS_IS_ZERO 0x0
  44. #define IrSR_XMODE_PULSE_1_6 (1<<2)
  45. #define IrSR_XMODE_PULSE_3_16 0x0
  46. #define IrSR_RCVEIR_IR_MODE (1<<1)
  47. #define IrSR_RCVEIR_UART_MODE 0x0
  48. #define IrSR_XMITIR_IR_MODE (1<<0)
  49. #define IrSR_XMITIR_UART_MODE 0x0
  50. #define IrSR_IR_RECEIVE_ON (\
  51. IrSR_RXPL_NEG_IS_ZERO | \
  52. IrSR_TXPL_POS_IS_ZERO | \
  53. IrSR_XMODE_PULSE_3_16 | \
  54. IrSR_RCVEIR_IR_MODE | \
  55. IrSR_XMITIR_UART_MODE)
  56. #define IrSR_IR_TRANSMIT_ON (\
  57. IrSR_RXPL_NEG_IS_ZERO | \
  58. IrSR_TXPL_POS_IS_ZERO | \
  59. IrSR_XMODE_PULSE_3_16 | \
  60. IrSR_RCVEIR_UART_MODE | \
  61. IrSR_XMITIR_IR_MODE)
  62. struct pxa_irda {
  63. int speed;
  64. int newspeed;
  65. unsigned long last_oscr;
  66. unsigned char *dma_rx_buff;
  67. unsigned char *dma_tx_buff;
  68. dma_addr_t dma_rx_buff_phy;
  69. dma_addr_t dma_tx_buff_phy;
  70. unsigned int dma_tx_buff_len;
  71. int txdma;
  72. int rxdma;
  73. struct net_device_stats stats;
  74. struct irlap_cb *irlap;
  75. struct qos_info qos;
  76. iobuff_t tx_buff;
  77. iobuff_t rx_buff;
  78. struct device *dev;
  79. struct pxaficp_platform_data *pdata;
  80. };
  81. #define IS_FIR(si) ((si)->speed >= 4000000)
  82. #define IRDA_FRAME_SIZE_LIMIT 2047
  83. inline static void pxa_irda_fir_dma_rx_start(struct pxa_irda *si)
  84. {
  85. DCSR(si->rxdma) = DCSR_NODESC;
  86. DSADR(si->rxdma) = __PREG(ICDR);
  87. DTADR(si->rxdma) = si->dma_rx_buff_phy;
  88. DCMD(si->rxdma) = DCMD_INCTRGADDR | DCMD_FLOWSRC | DCMD_WIDTH1 | DCMD_BURST32 | IRDA_FRAME_SIZE_LIMIT;
  89. DCSR(si->rxdma) |= DCSR_RUN;
  90. }
  91. inline static void pxa_irda_fir_dma_tx_start(struct pxa_irda *si)
  92. {
  93. DCSR(si->txdma) = DCSR_NODESC;
  94. DSADR(si->txdma) = si->dma_tx_buff_phy;
  95. DTADR(si->txdma) = __PREG(ICDR);
  96. DCMD(si->txdma) = DCMD_INCSRCADDR | DCMD_FLOWTRG | DCMD_ENDIRQEN | DCMD_WIDTH1 | DCMD_BURST32 | si->dma_tx_buff_len;
  97. DCSR(si->txdma) |= DCSR_RUN;
  98. }
  99. /*
  100. * Set the IrDA communications speed.
  101. */
  102. static int pxa_irda_set_speed(struct pxa_irda *si, int speed)
  103. {
  104. unsigned long flags;
  105. unsigned int divisor;
  106. switch (speed) {
  107. case 9600: case 19200: case 38400:
  108. case 57600: case 115200:
  109. /* refer to PXA250/210 Developer's Manual 10-7 */
  110. /* BaudRate = 14.7456 MHz / (16*Divisor) */
  111. divisor = 14745600 / (16 * speed);
  112. local_irq_save(flags);
  113. if (IS_FIR(si)) {
  114. /* stop RX DMA */
  115. DCSR(si->rxdma) &= ~DCSR_RUN;
  116. /* disable FICP */
  117. ICCR0 = 0;
  118. pxa_set_cken(CKEN13_FICP, 0);
  119. /* set board transceiver to SIR mode */
  120. si->pdata->transceiver_mode(si->dev, IR_SIRMODE);
  121. /* configure GPIO46/47 */
  122. pxa_gpio_mode(GPIO46_STRXD_MD);
  123. pxa_gpio_mode(GPIO47_STTXD_MD);
  124. /* enable the STUART clock */
  125. pxa_set_cken(CKEN5_STUART, 1);
  126. }
  127. /* disable STUART first */
  128. STIER = 0;
  129. /* access DLL & DLH */
  130. STLCR |= LCR_DLAB;
  131. STDLL = divisor & 0xff;
  132. STDLH = divisor >> 8;
  133. STLCR &= ~LCR_DLAB;
  134. si->speed = speed;
  135. STISR = IrSR_IR_RECEIVE_ON | IrSR_XMODE_PULSE_1_6;
  136. STIER = IER_UUE | IER_RLSE | IER_RAVIE | IER_RTIOE;
  137. local_irq_restore(flags);
  138. break;
  139. case 4000000:
  140. local_irq_save(flags);
  141. /* disable STUART */
  142. STIER = 0;
  143. STISR = 0;
  144. pxa_set_cken(CKEN5_STUART, 0);
  145. /* disable FICP first */
  146. ICCR0 = 0;
  147. /* set board transceiver to FIR mode */
  148. si->pdata->transceiver_mode(si->dev, IR_FIRMODE);
  149. /* configure GPIO46/47 */
  150. pxa_gpio_mode(GPIO46_ICPRXD_MD);
  151. pxa_gpio_mode(GPIO47_ICPTXD_MD);
  152. /* enable the FICP clock */
  153. pxa_set_cken(CKEN13_FICP, 1);
  154. si->speed = speed;
  155. pxa_irda_fir_dma_rx_start(si);
  156. ICCR0 = ICCR0_ITR | ICCR0_RXE;
  157. local_irq_restore(flags);
  158. break;
  159. default:
  160. return -EINVAL;
  161. }
  162. return 0;
  163. }
  164. /* SIR interrupt service routine. */
  165. static irqreturn_t pxa_irda_sir_irq(int irq, void *dev_id, struct pt_regs *regs)
  166. {
  167. struct net_device *dev = dev_id;
  168. struct pxa_irda *si = netdev_priv(dev);
  169. int iir, lsr, data;
  170. iir = STIIR;
  171. switch (iir & 0x0F) {
  172. case 0x06: /* Receiver Line Status */
  173. lsr = STLSR;
  174. while (lsr & LSR_FIFOE) {
  175. data = STRBR;
  176. if (lsr & (LSR_OE | LSR_PE | LSR_FE | LSR_BI)) {
  177. printk(KERN_DEBUG "pxa_ir: sir receiving error\n");
  178. si->stats.rx_errors++;
  179. if (lsr & LSR_FE)
  180. si->stats.rx_frame_errors++;
  181. if (lsr & LSR_OE)
  182. si->stats.rx_fifo_errors++;
  183. } else {
  184. si->stats.rx_bytes++;
  185. async_unwrap_char(dev, &si->stats, &si->rx_buff, data);
  186. }
  187. lsr = STLSR;
  188. }
  189. dev->last_rx = jiffies;
  190. si->last_oscr = OSCR;
  191. break;
  192. case 0x04: /* Received Data Available */
  193. /* forth through */
  194. case 0x0C: /* Character Timeout Indication */
  195. do {
  196. si->stats.rx_bytes++;
  197. async_unwrap_char(dev, &si->stats, &si->rx_buff, STRBR);
  198. } while (STLSR & LSR_DR);
  199. dev->last_rx = jiffies;
  200. si->last_oscr = OSCR;
  201. break;
  202. case 0x02: /* Transmit FIFO Data Request */
  203. while ((si->tx_buff.len) && (STLSR & LSR_TDRQ)) {
  204. STTHR = *si->tx_buff.data++;
  205. si->tx_buff.len -= 1;
  206. }
  207. if (si->tx_buff.len == 0) {
  208. si->stats.tx_packets++;
  209. si->stats.tx_bytes += si->tx_buff.data -
  210. si->tx_buff.head;
  211. /* We need to ensure that the transmitter has finished. */
  212. while ((STLSR & LSR_TEMT) == 0)
  213. cpu_relax();
  214. si->last_oscr = OSCR;
  215. /*
  216. * Ok, we've finished transmitting. Now enable
  217. * the receiver. Sometimes we get a receive IRQ
  218. * immediately after a transmit...
  219. */
  220. if (si->newspeed) {
  221. pxa_irda_set_speed(si, si->newspeed);
  222. si->newspeed = 0;
  223. } else {
  224. /* enable IR Receiver, disable IR Transmitter */
  225. STISR = IrSR_IR_RECEIVE_ON | IrSR_XMODE_PULSE_1_6;
  226. /* enable STUART and receive interrupts */
  227. STIER = IER_UUE | IER_RLSE | IER_RAVIE | IER_RTIOE;
  228. }
  229. /* I'm hungry! */
  230. netif_wake_queue(dev);
  231. }
  232. break;
  233. }
  234. return IRQ_HANDLED;
  235. }
  236. /* FIR Receive DMA interrupt handler */
  237. static void pxa_irda_fir_dma_rx_irq(int channel, void *data, struct pt_regs *regs)
  238. {
  239. int dcsr = DCSR(channel);
  240. DCSR(channel) = dcsr & ~DCSR_RUN;
  241. printk(KERN_DEBUG "pxa_ir: fir rx dma bus error %#x\n", dcsr);
  242. }
  243. /* FIR Transmit DMA interrupt handler */
  244. static void pxa_irda_fir_dma_tx_irq(int channel, void *data, struct pt_regs *regs)
  245. {
  246. struct net_device *dev = data;
  247. struct pxa_irda *si = netdev_priv(dev);
  248. int dcsr;
  249. dcsr = DCSR(channel);
  250. DCSR(channel) = dcsr & ~DCSR_RUN;
  251. if (dcsr & DCSR_ENDINTR) {
  252. si->stats.tx_packets++;
  253. si->stats.tx_bytes += si->dma_tx_buff_len;
  254. } else {
  255. si->stats.tx_errors++;
  256. }
  257. while (ICSR1 & ICSR1_TBY)
  258. cpu_relax();
  259. si->last_oscr = OSCR;
  260. /*
  261. * HACK: It looks like the TBY bit is dropped too soon.
  262. * Without this delay things break.
  263. */
  264. udelay(120);
  265. if (si->newspeed) {
  266. pxa_irda_set_speed(si, si->newspeed);
  267. si->newspeed = 0;
  268. } else {
  269. ICCR0 = 0;
  270. pxa_irda_fir_dma_rx_start(si);
  271. ICCR0 = ICCR0_ITR | ICCR0_RXE;
  272. }
  273. netif_wake_queue(dev);
  274. }
  275. /* EIF(Error in FIFO/End in Frame) handler for FIR */
  276. static void pxa_irda_fir_irq_eif(struct pxa_irda *si, struct net_device *dev)
  277. {
  278. unsigned int len, stat, data;
  279. /* Get the current data position. */
  280. len = DTADR(si->rxdma) - si->dma_rx_buff_phy;
  281. do {
  282. /* Read Status, and then Data. */
  283. stat = ICSR1;
  284. rmb();
  285. data = ICDR;
  286. if (stat & (ICSR1_CRE | ICSR1_ROR)) {
  287. si->stats.rx_errors++;
  288. if (stat & ICSR1_CRE) {
  289. printk(KERN_DEBUG "pxa_ir: fir receive CRC error\n");
  290. si->stats.rx_crc_errors++;
  291. }
  292. if (stat & ICSR1_ROR) {
  293. printk(KERN_DEBUG "pxa_ir: fir receive overrun\n");
  294. si->stats.rx_frame_errors++;
  295. }
  296. } else {
  297. si->dma_rx_buff[len++] = data;
  298. }
  299. /* If we hit the end of frame, there's no point in continuing. */
  300. if (stat & ICSR1_EOF)
  301. break;
  302. } while (ICSR0 & ICSR0_EIF);
  303. if (stat & ICSR1_EOF) {
  304. /* end of frame. */
  305. struct sk_buff *skb = alloc_skb(len+1,GFP_ATOMIC);
  306. if (!skb) {
  307. printk(KERN_ERR "pxa_ir: fir out of memory for receive skb\n");
  308. si->stats.rx_dropped++;
  309. return;
  310. }
  311. /* Align IP header to 20 bytes */
  312. skb_reserve(skb, 1);
  313. memcpy(skb->data, si->dma_rx_buff, len);
  314. skb_put(skb, len);
  315. /* Feed it to IrLAP */
  316. skb->dev = dev;
  317. skb->mac.raw = skb->data;
  318. skb->protocol = htons(ETH_P_IRDA);
  319. netif_rx(skb);
  320. si->stats.rx_packets++;
  321. si->stats.rx_bytes += len;
  322. dev->last_rx = jiffies;
  323. }
  324. }
  325. /* FIR interrupt handler */
  326. static irqreturn_t pxa_irda_fir_irq(int irq, void *dev_id, struct pt_regs *regs)
  327. {
  328. struct net_device *dev = dev_id;
  329. struct pxa_irda *si = netdev_priv(dev);
  330. int icsr0;
  331. /* stop RX DMA */
  332. DCSR(si->rxdma) &= ~DCSR_RUN;
  333. si->last_oscr = OSCR;
  334. icsr0 = ICSR0;
  335. if (icsr0 & (ICSR0_FRE | ICSR0_RAB)) {
  336. if (icsr0 & ICSR0_FRE) {
  337. printk(KERN_DEBUG "pxa_ir: fir receive frame error\n");
  338. si->stats.rx_frame_errors++;
  339. } else {
  340. printk(KERN_DEBUG "pxa_ir: fir receive abort\n");
  341. si->stats.rx_errors++;
  342. }
  343. ICSR0 = icsr0 & (ICSR0_FRE | ICSR0_RAB);
  344. }
  345. if (icsr0 & ICSR0_EIF) {
  346. /* An error in FIFO occured, or there is a end of frame */
  347. pxa_irda_fir_irq_eif(si, dev);
  348. }
  349. ICCR0 = 0;
  350. pxa_irda_fir_dma_rx_start(si);
  351. ICCR0 = ICCR0_ITR | ICCR0_RXE;
  352. return IRQ_HANDLED;
  353. }
  354. /* hard_xmit interface of irda device */
  355. static int pxa_irda_hard_xmit(struct sk_buff *skb, struct net_device *dev)
  356. {
  357. struct pxa_irda *si = netdev_priv(dev);
  358. int speed = irda_get_next_speed(skb);
  359. /*
  360. * Does this packet contain a request to change the interface
  361. * speed? If so, remember it until we complete the transmission
  362. * of this frame.
  363. */
  364. if (speed != si->speed && speed != -1)
  365. si->newspeed = speed;
  366. /*
  367. * If this is an empty frame, we can bypass a lot.
  368. */
  369. if (skb->len == 0) {
  370. if (si->newspeed) {
  371. si->newspeed = 0;
  372. pxa_irda_set_speed(si, speed);
  373. }
  374. dev_kfree_skb(skb);
  375. return 0;
  376. }
  377. netif_stop_queue(dev);
  378. if (!IS_FIR(si)) {
  379. si->tx_buff.data = si->tx_buff.head;
  380. si->tx_buff.len = async_wrap_skb(skb, si->tx_buff.data, si->tx_buff.truesize);
  381. /* Disable STUART interrupts and switch to transmit mode. */
  382. STIER = 0;
  383. STISR = IrSR_IR_TRANSMIT_ON | IrSR_XMODE_PULSE_1_6;
  384. /* enable STUART and transmit interrupts */
  385. STIER = IER_UUE | IER_TIE;
  386. } else {
  387. unsigned long mtt = irda_get_mtt(skb);
  388. si->dma_tx_buff_len = skb->len;
  389. memcpy(si->dma_tx_buff, skb->data, skb->len);
  390. if (mtt)
  391. while ((unsigned)(OSCR - si->last_oscr)/4 < mtt)
  392. cpu_relax();
  393. /* stop RX DMA, disable FICP */
  394. DCSR(si->rxdma) &= ~DCSR_RUN;
  395. ICCR0 = 0;
  396. pxa_irda_fir_dma_tx_start(si);
  397. ICCR0 = ICCR0_ITR | ICCR0_TXE;
  398. }
  399. dev_kfree_skb(skb);
  400. dev->trans_start = jiffies;
  401. return 0;
  402. }
  403. static int pxa_irda_ioctl(struct net_device *dev, struct ifreq *ifreq, int cmd)
  404. {
  405. struct if_irda_req *rq = (struct if_irda_req *)ifreq;
  406. struct pxa_irda *si = netdev_priv(dev);
  407. int ret;
  408. switch (cmd) {
  409. case SIOCSBANDWIDTH:
  410. ret = -EPERM;
  411. if (capable(CAP_NET_ADMIN)) {
  412. /*
  413. * We are unable to set the speed if the
  414. * device is not running.
  415. */
  416. if (netif_running(dev)) {
  417. ret = pxa_irda_set_speed(si,
  418. rq->ifr_baudrate);
  419. } else {
  420. printk(KERN_INFO "pxa_ir: SIOCSBANDWIDTH: !netif_running\n");
  421. ret = 0;
  422. }
  423. }
  424. break;
  425. case SIOCSMEDIABUSY:
  426. ret = -EPERM;
  427. if (capable(CAP_NET_ADMIN)) {
  428. irda_device_set_media_busy(dev, TRUE);
  429. ret = 0;
  430. }
  431. break;
  432. case SIOCGRECEIVING:
  433. ret = 0;
  434. rq->ifr_receiving = IS_FIR(si) ? 0
  435. : si->rx_buff.state != OUTSIDE_FRAME;
  436. break;
  437. default:
  438. ret = -EOPNOTSUPP;
  439. break;
  440. }
  441. return ret;
  442. }
  443. static struct net_device_stats *pxa_irda_stats(struct net_device *dev)
  444. {
  445. struct pxa_irda *si = netdev_priv(dev);
  446. return &si->stats;
  447. }
  448. static void pxa_irda_startup(struct pxa_irda *si)
  449. {
  450. /* Disable STUART interrupts */
  451. STIER = 0;
  452. /* enable STUART interrupt to the processor */
  453. STMCR = MCR_OUT2;
  454. /* configure SIR frame format: StartBit - Data 7 ... Data 0 - Stop Bit */
  455. STLCR = LCR_WLS0 | LCR_WLS1;
  456. /* enable FIFO, we use FIFO to improve performance */
  457. STFCR = FCR_TRFIFOE | FCR_ITL_32;
  458. /* disable FICP */
  459. ICCR0 = 0;
  460. /* configure FICP ICCR2 */
  461. ICCR2 = ICCR2_TXP | ICCR2_TRIG_32;
  462. /* configure DMAC */
  463. DRCMR17 = si->rxdma | DRCMR_MAPVLD;
  464. DRCMR18 = si->txdma | DRCMR_MAPVLD;
  465. /* force SIR reinitialization */
  466. si->speed = 4000000;
  467. pxa_irda_set_speed(si, 9600);
  468. printk(KERN_DEBUG "pxa_ir: irda startup\n");
  469. }
  470. static void pxa_irda_shutdown(struct pxa_irda *si)
  471. {
  472. unsigned long flags;
  473. local_irq_save(flags);
  474. /* disable STUART and interrupt */
  475. STIER = 0;
  476. /* disable STUART SIR mode */
  477. STISR = 0;
  478. /* disable the STUART clock */
  479. pxa_set_cken(CKEN5_STUART, 0);
  480. /* disable DMA */
  481. DCSR(si->txdma) &= ~DCSR_RUN;
  482. DCSR(si->rxdma) &= ~DCSR_RUN;
  483. /* disable FICP */
  484. ICCR0 = 0;
  485. /* disable the FICP clock */
  486. pxa_set_cken(CKEN13_FICP, 0);
  487. DRCMR17 = 0;
  488. DRCMR18 = 0;
  489. local_irq_restore(flags);
  490. /* power off board transceiver */
  491. si->pdata->transceiver_mode(si->dev, IR_OFF);
  492. printk(KERN_DEBUG "pxa_ir: irda shutdown\n");
  493. }
  494. static int pxa_irda_start(struct net_device *dev)
  495. {
  496. struct pxa_irda *si = netdev_priv(dev);
  497. int err;
  498. si->speed = 9600;
  499. err = request_irq(IRQ_STUART, pxa_irda_sir_irq, 0, dev->name, dev);
  500. if (err)
  501. goto err_irq1;
  502. err = request_irq(IRQ_ICP, pxa_irda_fir_irq, 0, dev->name, dev);
  503. if (err)
  504. goto err_irq2;
  505. /*
  506. * The interrupt must remain disabled for now.
  507. */
  508. disable_irq(IRQ_STUART);
  509. disable_irq(IRQ_ICP);
  510. err = -EBUSY;
  511. si->rxdma = pxa_request_dma("FICP_RX",DMA_PRIO_LOW, pxa_irda_fir_dma_rx_irq, dev);
  512. if (si->rxdma < 0)
  513. goto err_rx_dma;
  514. si->txdma = pxa_request_dma("FICP_TX",DMA_PRIO_LOW, pxa_irda_fir_dma_tx_irq, dev);
  515. if (si->txdma < 0)
  516. goto err_tx_dma;
  517. err = -ENOMEM;
  518. si->dma_rx_buff = dma_alloc_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT,
  519. &si->dma_rx_buff_phy, GFP_KERNEL );
  520. if (!si->dma_rx_buff)
  521. goto err_dma_rx_buff;
  522. si->dma_tx_buff = dma_alloc_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT,
  523. &si->dma_tx_buff_phy, GFP_KERNEL );
  524. if (!si->dma_tx_buff)
  525. goto err_dma_tx_buff;
  526. /* Setup the serial port for the initial speed. */
  527. pxa_irda_startup(si);
  528. /*
  529. * Open a new IrLAP layer instance.
  530. */
  531. si->irlap = irlap_open(dev, &si->qos, "pxa");
  532. err = -ENOMEM;
  533. if (!si->irlap)
  534. goto err_irlap;
  535. /*
  536. * Now enable the interrupt and start the queue
  537. */
  538. enable_irq(IRQ_STUART);
  539. enable_irq(IRQ_ICP);
  540. netif_start_queue(dev);
  541. printk(KERN_DEBUG "pxa_ir: irda driver opened\n");
  542. return 0;
  543. err_irlap:
  544. pxa_irda_shutdown(si);
  545. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_tx_buff, si->dma_tx_buff_phy);
  546. err_dma_tx_buff:
  547. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_rx_buff, si->dma_rx_buff_phy);
  548. err_dma_rx_buff:
  549. pxa_free_dma(si->txdma);
  550. err_tx_dma:
  551. pxa_free_dma(si->rxdma);
  552. err_rx_dma:
  553. free_irq(IRQ_ICP, dev);
  554. err_irq2:
  555. free_irq(IRQ_STUART, dev);
  556. err_irq1:
  557. return err;
  558. }
  559. static int pxa_irda_stop(struct net_device *dev)
  560. {
  561. struct pxa_irda *si = netdev_priv(dev);
  562. netif_stop_queue(dev);
  563. pxa_irda_shutdown(si);
  564. /* Stop IrLAP */
  565. if (si->irlap) {
  566. irlap_close(si->irlap);
  567. si->irlap = NULL;
  568. }
  569. free_irq(IRQ_STUART, dev);
  570. free_irq(IRQ_ICP, dev);
  571. pxa_free_dma(si->rxdma);
  572. pxa_free_dma(si->txdma);
  573. if (si->dma_rx_buff)
  574. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_tx_buff, si->dma_tx_buff_phy);
  575. if (si->dma_tx_buff)
  576. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_rx_buff, si->dma_rx_buff_phy);
  577. printk(KERN_DEBUG "pxa_ir: irda driver closed\n");
  578. return 0;
  579. }
  580. static int pxa_irda_suspend(struct device *_dev, pm_message_t state)
  581. {
  582. struct net_device *dev = dev_get_drvdata(_dev);
  583. struct pxa_irda *si;
  584. if (dev && netif_running(dev)) {
  585. si = netdev_priv(dev);
  586. netif_device_detach(dev);
  587. pxa_irda_shutdown(si);
  588. }
  589. return 0;
  590. }
  591. static int pxa_irda_resume(struct device *_dev)
  592. {
  593. struct net_device *dev = dev_get_drvdata(_dev);
  594. struct pxa_irda *si;
  595. if (dev && netif_running(dev)) {
  596. si = netdev_priv(dev);
  597. pxa_irda_startup(si);
  598. netif_device_attach(dev);
  599. netif_wake_queue(dev);
  600. }
  601. return 0;
  602. }
  603. static int pxa_irda_init_iobuf(iobuff_t *io, int size)
  604. {
  605. io->head = kmalloc(size, GFP_KERNEL | GFP_DMA);
  606. if (io->head != NULL) {
  607. io->truesize = size;
  608. io->in_frame = FALSE;
  609. io->state = OUTSIDE_FRAME;
  610. io->data = io->head;
  611. }
  612. return io->head ? 0 : -ENOMEM;
  613. }
  614. static int pxa_irda_probe(struct device *_dev)
  615. {
  616. struct platform_device *pdev = to_platform_device(_dev);
  617. struct net_device *dev;
  618. struct pxa_irda *si;
  619. unsigned int baudrate_mask;
  620. int err;
  621. if (!pdev->dev.platform_data)
  622. return -ENODEV;
  623. err = request_mem_region(__PREG(STUART), 0x24, "IrDA") ? 0 : -EBUSY;
  624. if (err)
  625. goto err_mem_1;
  626. err = request_mem_region(__PREG(FICP), 0x1c, "IrDA") ? 0 : -EBUSY;
  627. if (err)
  628. goto err_mem_2;
  629. dev = alloc_irdadev(sizeof(struct pxa_irda));
  630. if (!dev)
  631. goto err_mem_3;
  632. si = netdev_priv(dev);
  633. si->dev = &pdev->dev;
  634. si->pdata = pdev->dev.platform_data;
  635. /*
  636. * Initialise the SIR buffers
  637. */
  638. err = pxa_irda_init_iobuf(&si->rx_buff, 14384);
  639. if (err)
  640. goto err_mem_4;
  641. err = pxa_irda_init_iobuf(&si->tx_buff, 4000);
  642. if (err)
  643. goto err_mem_5;
  644. dev->hard_start_xmit = pxa_irda_hard_xmit;
  645. dev->open = pxa_irda_start;
  646. dev->stop = pxa_irda_stop;
  647. dev->do_ioctl = pxa_irda_ioctl;
  648. dev->get_stats = pxa_irda_stats;
  649. irda_init_max_qos_capabilies(&si->qos);
  650. baudrate_mask = 0;
  651. if (si->pdata->transceiver_cap & IR_SIRMODE)
  652. baudrate_mask |= IR_9600|IR_19200|IR_38400|IR_57600|IR_115200;
  653. if (si->pdata->transceiver_cap & IR_FIRMODE)
  654. baudrate_mask |= IR_4000000 << 8;
  655. si->qos.baud_rate.bits &= baudrate_mask;
  656. si->qos.min_turn_time.bits = 7; /* 1ms or more */
  657. irda_qos_bits_to_value(&si->qos);
  658. err = register_netdev(dev);
  659. if (err == 0)
  660. dev_set_drvdata(&pdev->dev, dev);
  661. if (err) {
  662. kfree(si->tx_buff.head);
  663. err_mem_5:
  664. kfree(si->rx_buff.head);
  665. err_mem_4:
  666. free_netdev(dev);
  667. err_mem_3:
  668. release_mem_region(__PREG(FICP), 0x1c);
  669. err_mem_2:
  670. release_mem_region(__PREG(STUART), 0x24);
  671. }
  672. err_mem_1:
  673. return err;
  674. }
  675. static int pxa_irda_remove(struct device *_dev)
  676. {
  677. struct net_device *dev = dev_get_drvdata(_dev);
  678. if (dev) {
  679. struct pxa_irda *si = netdev_priv(dev);
  680. unregister_netdev(dev);
  681. kfree(si->tx_buff.head);
  682. kfree(si->rx_buff.head);
  683. free_netdev(dev);
  684. }
  685. release_mem_region(__PREG(STUART), 0x24);
  686. release_mem_region(__PREG(FICP), 0x1c);
  687. return 0;
  688. }
  689. static struct device_driver pxa_ir_driver = {
  690. .name = "pxa2xx-ir",
  691. .bus = &platform_bus_type,
  692. .probe = pxa_irda_probe,
  693. .remove = pxa_irda_remove,
  694. .suspend = pxa_irda_suspend,
  695. .resume = pxa_irda_resume,
  696. };
  697. static int __init pxa_irda_init(void)
  698. {
  699. return driver_register(&pxa_ir_driver);
  700. }
  701. static void __exit pxa_irda_exit(void)
  702. {
  703. driver_unregister(&pxa_ir_driver);
  704. }
  705. module_init(pxa_irda_init);
  706. module_exit(pxa_irda_exit);
  707. MODULE_LICENSE("GPL");