mthca_catas.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /*
  2. * Copyright (c) 2005 Cisco Systems. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. *
  32. * $Id$
  33. */
  34. #include <linux/jiffies.h>
  35. #include <linux/timer.h>
  36. #include "mthca_dev.h"
  37. enum {
  38. MTHCA_CATAS_POLL_INTERVAL = 5 * HZ,
  39. MTHCA_CATAS_TYPE_INTERNAL = 0,
  40. MTHCA_CATAS_TYPE_UPLINK = 3,
  41. MTHCA_CATAS_TYPE_DDR = 4,
  42. MTHCA_CATAS_TYPE_PARITY = 5,
  43. };
  44. static DEFINE_SPINLOCK(catas_lock);
  45. static void handle_catas(struct mthca_dev *dev)
  46. {
  47. struct ib_event event;
  48. const char *type;
  49. int i;
  50. event.device = &dev->ib_dev;
  51. event.event = IB_EVENT_DEVICE_FATAL;
  52. event.element.port_num = 0;
  53. ib_dispatch_event(&event);
  54. switch (swab32(readl(dev->catas_err.map)) >> 24) {
  55. case MTHCA_CATAS_TYPE_INTERNAL:
  56. type = "internal error";
  57. break;
  58. case MTHCA_CATAS_TYPE_UPLINK:
  59. type = "uplink bus error";
  60. break;
  61. case MTHCA_CATAS_TYPE_DDR:
  62. type = "DDR data error";
  63. break;
  64. case MTHCA_CATAS_TYPE_PARITY:
  65. type = "internal parity error";
  66. break;
  67. default:
  68. type = "unknown error";
  69. break;
  70. }
  71. mthca_err(dev, "Catastrophic error detected: %s\n", type);
  72. for (i = 0; i < dev->catas_err.size; ++i)
  73. mthca_err(dev, " buf[%02x]: %08x\n",
  74. i, swab32(readl(dev->catas_err.map + i)));
  75. }
  76. static void poll_catas(unsigned long dev_ptr)
  77. {
  78. struct mthca_dev *dev = (struct mthca_dev *) dev_ptr;
  79. unsigned long flags;
  80. int i;
  81. for (i = 0; i < dev->catas_err.size; ++i)
  82. if (readl(dev->catas_err.map + i)) {
  83. handle_catas(dev);
  84. return;
  85. }
  86. spin_lock_irqsave(&catas_lock, flags);
  87. if (!dev->catas_err.stop)
  88. mod_timer(&dev->catas_err.timer,
  89. jiffies + MTHCA_CATAS_POLL_INTERVAL);
  90. spin_unlock_irqrestore(&catas_lock, flags);
  91. return;
  92. }
  93. void mthca_start_catas_poll(struct mthca_dev *dev)
  94. {
  95. unsigned long addr;
  96. init_timer(&dev->catas_err.timer);
  97. dev->catas_err.stop = 0;
  98. dev->catas_err.map = NULL;
  99. addr = pci_resource_start(dev->pdev, 0) +
  100. ((pci_resource_len(dev->pdev, 0) - 1) &
  101. dev->catas_err.addr);
  102. if (!request_mem_region(addr, dev->catas_err.size * 4,
  103. DRV_NAME)) {
  104. mthca_warn(dev, "couldn't request catastrophic error region "
  105. "at 0x%lx/0x%x\n", addr, dev->catas_err.size * 4);
  106. return;
  107. }
  108. dev->catas_err.map = ioremap(addr, dev->catas_err.size * 4);
  109. if (!dev->catas_err.map) {
  110. mthca_warn(dev, "couldn't map catastrophic error region "
  111. "at 0x%lx/0x%x\n", addr, dev->catas_err.size * 4);
  112. release_mem_region(addr, dev->catas_err.size * 4);
  113. return;
  114. }
  115. dev->catas_err.timer.data = (unsigned long) dev;
  116. dev->catas_err.timer.function = poll_catas;
  117. dev->catas_err.timer.expires = jiffies + MTHCA_CATAS_POLL_INTERVAL;
  118. add_timer(&dev->catas_err.timer);
  119. }
  120. void mthca_stop_catas_poll(struct mthca_dev *dev)
  121. {
  122. spin_lock_irq(&catas_lock);
  123. dev->catas_err.stop = 1;
  124. spin_unlock_irq(&catas_lock);
  125. del_timer_sync(&dev->catas_err.timer);
  126. if (dev->catas_err.map) {
  127. iounmap(dev->catas_err.map);
  128. release_mem_region(pci_resource_start(dev->pdev, 0) +
  129. ((pci_resource_len(dev->pdev, 0) - 1) &
  130. dev->catas_err.addr),
  131. dev->catas_err.size * 4);
  132. }
  133. }