genapic_flat.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. * Copyright 2004 James Cleverdon, IBM.
  3. * Subject to the GNU Public License, v.2
  4. *
  5. * Flat APIC subarch code.
  6. *
  7. * Hacked for x86-64 by James Cleverdon from i386 architecture code by
  8. * Martin Bligh, Andi Kleen, James Bottomley, John Stultz, and
  9. * James Cleverdon.
  10. */
  11. #include <linux/config.h>
  12. #include <linux/threads.h>
  13. #include <linux/cpumask.h>
  14. #include <linux/string.h>
  15. #include <linux/kernel.h>
  16. #include <linux/ctype.h>
  17. #include <linux/init.h>
  18. #include <asm/smp.h>
  19. #include <asm/ipi.h>
  20. static cpumask_t flat_target_cpus(void)
  21. {
  22. return cpu_online_map;
  23. }
  24. /*
  25. * Set up the logical destination ID.
  26. *
  27. * Intel recommends to set DFR, LDR and TPR before enabling
  28. * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
  29. * document number 292116). So here it goes...
  30. */
  31. static void flat_init_apic_ldr(void)
  32. {
  33. unsigned long val;
  34. unsigned long num, id;
  35. num = smp_processor_id();
  36. id = 1UL << num;
  37. x86_cpu_to_log_apicid[num] = id;
  38. apic_write(APIC_DFR, APIC_DFR_FLAT);
  39. val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
  40. val |= SET_APIC_LOGICAL_ID(id);
  41. apic_write(APIC_LDR, val);
  42. }
  43. static void flat_send_IPI_mask(cpumask_t cpumask, int vector)
  44. {
  45. unsigned long mask = cpus_addr(cpumask)[0];
  46. unsigned long cfg;
  47. unsigned long flags;
  48. local_save_flags(flags);
  49. local_irq_disable();
  50. /*
  51. * Wait for idle.
  52. */
  53. apic_wait_icr_idle();
  54. /*
  55. * prepare target chip field
  56. */
  57. cfg = __prepare_ICR2(mask);
  58. apic_write(APIC_ICR2, cfg);
  59. /*
  60. * program the ICR
  61. */
  62. cfg = __prepare_ICR(0, vector, APIC_DEST_LOGICAL);
  63. /*
  64. * Send the IPI. The write to APIC_ICR fires this off.
  65. */
  66. apic_write(APIC_ICR, cfg);
  67. local_irq_restore(flags);
  68. }
  69. static void flat_send_IPI_allbutself(int vector)
  70. {
  71. #ifndef CONFIG_HOTPLUG_CPU
  72. if (((num_online_cpus()) - 1) >= 1)
  73. __send_IPI_shortcut(APIC_DEST_ALLBUT, vector,APIC_DEST_LOGICAL);
  74. #else
  75. cpumask_t allbutme = cpu_online_map;
  76. cpu_clear(smp_processor_id(), allbutme);
  77. if (!cpus_empty(allbutme))
  78. flat_send_IPI_mask(allbutme, vector);
  79. #endif
  80. }
  81. static void flat_send_IPI_all(int vector)
  82. {
  83. __send_IPI_shortcut(APIC_DEST_ALLINC, vector, APIC_DEST_LOGICAL);
  84. }
  85. static int flat_apic_id_registered(void)
  86. {
  87. return physid_isset(GET_APIC_ID(apic_read(APIC_ID)), phys_cpu_present_map);
  88. }
  89. static unsigned int flat_cpu_mask_to_apicid(cpumask_t cpumask)
  90. {
  91. return cpus_addr(cpumask)[0] & APIC_ALL_CPUS;
  92. }
  93. static unsigned int phys_pkg_id(int index_msb)
  94. {
  95. u32 ebx;
  96. ebx = cpuid_ebx(1);
  97. return ((ebx >> 24) & 0xFF) >> index_msb;
  98. }
  99. struct genapic apic_flat = {
  100. .name = "flat",
  101. .int_delivery_mode = dest_LowestPrio,
  102. .int_dest_mode = (APIC_DEST_LOGICAL != 0),
  103. .int_delivery_dest = APIC_DEST_LOGICAL | APIC_DM_LOWEST,
  104. .target_cpus = flat_target_cpus,
  105. .apic_id_registered = flat_apic_id_registered,
  106. .init_apic_ldr = flat_init_apic_ldr,
  107. .send_IPI_all = flat_send_IPI_all,
  108. .send_IPI_allbutself = flat_send_IPI_allbutself,
  109. .send_IPI_mask = flat_send_IPI_mask,
  110. .cpu_mask_to_apicid = flat_cpu_mask_to_apicid,
  111. .phys_pkg_id = phys_pkg_id,
  112. };
  113. /*
  114. * Physflat mode is used when there are more than 8 CPUs on a AMD system.
  115. * We cannot use logical delivery in this case because the mask
  116. * overflows, so use physical mode.
  117. */
  118. static cpumask_t physflat_target_cpus(void)
  119. {
  120. return cpumask_of_cpu(0);
  121. }
  122. static void physflat_send_IPI_mask(cpumask_t cpumask, int vector)
  123. {
  124. send_IPI_mask_sequence(cpumask, vector);
  125. }
  126. static void physflat_send_IPI_allbutself(int vector)
  127. {
  128. cpumask_t allbutme = cpu_online_map;
  129. cpu_clear(smp_processor_id(), allbutme);
  130. physflat_send_IPI_mask(allbutme, vector);
  131. }
  132. static void physflat_send_IPI_all(int vector)
  133. {
  134. physflat_send_IPI_mask(cpu_online_map, vector);
  135. }
  136. static unsigned int physflat_cpu_mask_to_apicid(cpumask_t cpumask)
  137. {
  138. int cpu;
  139. /*
  140. * We're using fixed IRQ delivery, can only return one phys APIC ID.
  141. * May as well be the first.
  142. */
  143. cpu = first_cpu(cpumask);
  144. if ((unsigned)cpu < NR_CPUS)
  145. return x86_cpu_to_apicid[cpu];
  146. else
  147. return BAD_APICID;
  148. }
  149. struct genapic apic_physflat = {
  150. .name = "physical flat",
  151. .int_delivery_mode = dest_Fixed,
  152. .int_dest_mode = (APIC_DEST_PHYSICAL != 0),
  153. .int_delivery_dest = APIC_DEST_PHYSICAL | APIC_DM_FIXED,
  154. .target_cpus = physflat_target_cpus,
  155. .apic_id_registered = flat_apic_id_registered,
  156. .init_apic_ldr = flat_init_apic_ldr,/*not needed, but shouldn't hurt*/
  157. .send_IPI_all = physflat_send_IPI_all,
  158. .send_IPI_allbutself = physflat_send_IPI_allbutself,
  159. .send_IPI_mask = physflat_send_IPI_mask,
  160. .cpu_mask_to_apicid = physflat_cpu_mask_to_apicid,
  161. .phys_pkg_id = phys_pkg_id,
  162. };