pq2_sys.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. /*
  2. * PQ2 System descriptions
  3. *
  4. * Maintainer: Kumar Gala <galak@kernel.crashing.org>
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include <linux/init.h>
  11. #include <linux/module.h>
  12. #include <linux/device.h>
  13. #include <asm/ppc_sys.h>
  14. struct ppc_sys_spec *cur_ppc_sys_spec;
  15. struct ppc_sys_spec ppc_sys_specs[] = {
  16. /* below is a list of the 8260 family of processors */
  17. {
  18. .ppc_sys_name = "8250",
  19. .mask = 0x0000ff00,
  20. .value = 0x00000000,
  21. .num_devices = 12,
  22. .device_list = (enum ppc_sys_devices[])
  23. {
  24. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  25. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  26. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  27. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  28. }
  29. },
  30. {
  31. .ppc_sys_name = "8255",
  32. .mask = 0x0000ff00,
  33. .value = 0x00000000,
  34. .num_devices = 11,
  35. .device_list = (enum ppc_sys_devices[])
  36. {
  37. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_SCC1,
  38. MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SCC4,
  39. MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1, MPC82xx_CPM_SMC2,
  40. MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  41. }
  42. },
  43. {
  44. .ppc_sys_name = "8260",
  45. .mask = 0x0000ff00,
  46. .value = 0x00000000,
  47. .num_devices = 12,
  48. .device_list = (enum ppc_sys_devices[])
  49. {
  50. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  51. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  52. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  53. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  54. }
  55. },
  56. {
  57. .ppc_sys_name = "8264",
  58. .mask = 0x0000ff00,
  59. .value = 0x00000000,
  60. .num_devices = 12,
  61. .device_list = (enum ppc_sys_devices[])
  62. {
  63. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  64. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  65. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  66. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  67. }
  68. },
  69. {
  70. .ppc_sys_name = "8265",
  71. .mask = 0x0000ff00,
  72. .value = 0x00000000,
  73. .num_devices = 12,
  74. .device_list = (enum ppc_sys_devices[])
  75. {
  76. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  77. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  78. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  79. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  80. }
  81. },
  82. {
  83. .ppc_sys_name = "8266",
  84. .mask = 0x0000ff00,
  85. .value = 0x00000000,
  86. .num_devices = 12,
  87. .device_list = (enum ppc_sys_devices[])
  88. {
  89. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  90. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  91. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  92. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  93. }
  94. },
  95. /* below is a list of the 8272 family of processors */
  96. {
  97. .ppc_sys_name = "8247",
  98. .mask = 0x0000ff00,
  99. .value = 0x00000d00,
  100. .num_devices = 10,
  101. .device_list = (enum ppc_sys_devices[])
  102. {
  103. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_SCC1,
  104. MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SMC1,
  105. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  106. MPC82xx_CPM_USB,
  107. },
  108. },
  109. {
  110. .ppc_sys_name = "8248",
  111. .mask = 0x0000ff00,
  112. .value = 0x00000c00,
  113. .num_devices = 11,
  114. .device_list = (enum ppc_sys_devices[])
  115. {
  116. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_SCC1,
  117. MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SMC1,
  118. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  119. MPC82xx_CPM_USB, MPC82xx_SEC1,
  120. },
  121. },
  122. {
  123. .ppc_sys_name = "8271",
  124. .mask = 0x0000ff00,
  125. .value = 0x00000d00,
  126. .num_devices = 10,
  127. .device_list = (enum ppc_sys_devices[])
  128. {
  129. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_SCC1,
  130. MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SMC1,
  131. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  132. MPC82xx_CPM_USB,
  133. },
  134. },
  135. {
  136. .ppc_sys_name = "8272",
  137. .mask = 0x0000ff00,
  138. .value = 0x00000c00,
  139. .num_devices = 11,
  140. .device_list = (enum ppc_sys_devices[])
  141. {
  142. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_SCC1,
  143. MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SMC1,
  144. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  145. MPC82xx_CPM_USB, MPC82xx_SEC1,
  146. },
  147. },
  148. /* below is a list of the 8280 family of processors */
  149. {
  150. .ppc_sys_name = "8270",
  151. .mask = 0x0000ff00,
  152. .value = 0x00000a00,
  153. .num_devices = 12,
  154. .device_list = (enum ppc_sys_devices[])
  155. {
  156. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  157. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  158. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  159. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  160. },
  161. },
  162. {
  163. .ppc_sys_name = "8275",
  164. .mask = 0x0000ff00,
  165. .value = 0x00000a00,
  166. .num_devices = 12,
  167. .device_list = (enum ppc_sys_devices[])
  168. {
  169. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  170. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  171. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_SMC1,
  172. MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
  173. },
  174. },
  175. {
  176. .ppc_sys_name = "8280",
  177. .mask = 0x0000ff00,
  178. .value = 0x00000a00,
  179. .num_devices = 13,
  180. .device_list = (enum ppc_sys_devices[])
  181. {
  182. MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_FCC3,
  183. MPC82xx_CPM_SCC1, MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3,
  184. MPC82xx_CPM_SCC4, MPC82xx_CPM_MCC1, MPC82xx_CPM_MCC2,
  185. MPC82xx_CPM_SMC1, MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI,
  186. MPC82xx_CPM_I2C,
  187. },
  188. },
  189. {
  190. /* default match */
  191. .ppc_sys_name = "",
  192. .mask = 0x00000000,
  193. .value = 0x00000000,
  194. },
  195. };