ipic.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /*
  2. * IPIC private definitions and structure.
  3. *
  4. * Maintainer: Kumar Gala <galak@kernel.crashing.org>
  5. *
  6. * Copyright 2005 Freescale Semiconductor, Inc
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. */
  13. #ifndef __IPIC_H__
  14. #define __IPIC_H__
  15. #include <asm/ipic.h>
  16. #define MPC83xx_IPIC_SIZE (0x00100)
  17. /* System Global Interrupt Configuration Register */
  18. #define SICFR_IPSA 0x00010000
  19. #define SICFR_IPSD 0x00080000
  20. #define SICFR_MPSA 0x00200000
  21. #define SICFR_MPSB 0x00400000
  22. /* System External Interrupt Mask Register */
  23. #define SEMSR_SIRQ0 0x00008000
  24. /* System Error Control Register */
  25. #define SERCR_MCPR 0x00000001
  26. struct ipic {
  27. volatile u32 __iomem *regs;
  28. unsigned int irq_offset;
  29. };
  30. struct ipic_info {
  31. u8 pend; /* pending register offset from base */
  32. u8 mask; /* mask register offset from base */
  33. u8 prio; /* priority register offset from base */
  34. u8 force; /* force register offset from base */
  35. u8 bit; /* register bit position (as per doc)
  36. bit mask = 1 << (31 - bit) */
  37. u8 prio_mask; /* priority mask value */
  38. };
  39. #endif /* __IPIC_H__ */