setup.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551
  1. /*
  2. * 64-bit pSeries and RS/6000 setup code.
  3. *
  4. * Copyright (C) 1995 Linus Torvalds
  5. * Adapted from 'alpha' version by Gary Thomas
  6. * Modified by Cort Dougan (cort@cs.nmt.edu)
  7. * Modified by PPC64 Team, IBM Corp
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. /*
  15. * bootup setup stuff..
  16. */
  17. #undef DEBUG
  18. #include <linux/config.h>
  19. #include <linux/cpu.h>
  20. #include <linux/errno.h>
  21. #include <linux/sched.h>
  22. #include <linux/kernel.h>
  23. #include <linux/mm.h>
  24. #include <linux/stddef.h>
  25. #include <linux/unistd.h>
  26. #include <linux/slab.h>
  27. #include <linux/user.h>
  28. #include <linux/a.out.h>
  29. #include <linux/tty.h>
  30. #include <linux/major.h>
  31. #include <linux/interrupt.h>
  32. #include <linux/reboot.h>
  33. #include <linux/init.h>
  34. #include <linux/ioport.h>
  35. #include <linux/console.h>
  36. #include <linux/pci.h>
  37. #include <linux/utsname.h>
  38. #include <linux/adb.h>
  39. #include <linux/module.h>
  40. #include <linux/delay.h>
  41. #include <linux/irq.h>
  42. #include <linux/seq_file.h>
  43. #include <linux/root_dev.h>
  44. #include <asm/mmu.h>
  45. #include <asm/processor.h>
  46. #include <asm/io.h>
  47. #include <asm/pgtable.h>
  48. #include <asm/prom.h>
  49. #include <asm/rtas.h>
  50. #include <asm/pci-bridge.h>
  51. #include <asm/iommu.h>
  52. #include <asm/dma.h>
  53. #include <asm/machdep.h>
  54. #include <asm/irq.h>
  55. #include <asm/kexec.h>
  56. #include <asm/time.h>
  57. #include <asm/nvram.h>
  58. #include "xics.h"
  59. #include <asm/pmc.h>
  60. #include <asm/mpic.h>
  61. #include <asm/ppc-pci.h>
  62. #include <asm/i8259.h>
  63. #include <asm/udbg.h>
  64. #include <asm/smp.h>
  65. #include "plpar_wrappers.h"
  66. #include "ras.h"
  67. #include "firmware.h"
  68. #ifdef DEBUG
  69. #define DBG(fmt...) udbg_printf(fmt)
  70. #else
  71. #define DBG(fmt...)
  72. #endif
  73. extern void find_udbg_vterm(void);
  74. int fwnmi_active; /* TRUE if an FWNMI handler is present */
  75. static void pseries_shared_idle_sleep(void);
  76. static void pseries_dedicated_idle_sleep(void);
  77. struct mpic *pSeries_mpic;
  78. static void pSeries_show_cpuinfo(struct seq_file *m)
  79. {
  80. struct device_node *root;
  81. const char *model = "";
  82. root = of_find_node_by_path("/");
  83. if (root)
  84. model = get_property(root, "model", NULL);
  85. seq_printf(m, "machine\t\t: CHRP %s\n", model);
  86. of_node_put(root);
  87. }
  88. /* Initialize firmware assisted non-maskable interrupts if
  89. * the firmware supports this feature.
  90. */
  91. static void __init fwnmi_init(void)
  92. {
  93. unsigned long system_reset_addr, machine_check_addr;
  94. int ibm_nmi_register = rtas_token("ibm,nmi-register");
  95. if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE)
  96. return;
  97. /* If the kernel's not linked at zero we point the firmware at low
  98. * addresses anyway, and use a trampoline to get to the real code. */
  99. system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START;
  100. machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START;
  101. if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr,
  102. machine_check_addr))
  103. fwnmi_active = 1;
  104. }
  105. static void __init pSeries_init_mpic(void)
  106. {
  107. unsigned int *addrp;
  108. struct device_node *np;
  109. unsigned long intack = 0;
  110. /* All ISUs are setup, complete initialization */
  111. mpic_init(pSeries_mpic);
  112. /* Check what kind of cascade ACK we have */
  113. if (!(np = of_find_node_by_name(NULL, "pci"))
  114. || !(addrp = (unsigned int *)
  115. get_property(np, "8259-interrupt-acknowledge", NULL)))
  116. printk(KERN_ERR "Cannot find pci to get ack address\n");
  117. else
  118. intack = addrp[prom_n_addr_cells(np)-1];
  119. of_node_put(np);
  120. /* Setup the legacy interrupts & controller */
  121. i8259_init(intack, 0);
  122. /* Hook cascade to mpic */
  123. mpic_setup_cascade(NUM_ISA_INTERRUPTS, i8259_irq_cascade, NULL);
  124. }
  125. static void __init pSeries_setup_mpic(void)
  126. {
  127. unsigned int *opprop;
  128. unsigned long openpic_addr = 0;
  129. unsigned char senses[NR_IRQS - NUM_ISA_INTERRUPTS];
  130. struct device_node *root;
  131. int irq_count;
  132. /* Find the Open PIC if present */
  133. root = of_find_node_by_path("/");
  134. opprop = (unsigned int *) get_property(root, "platform-open-pic", NULL);
  135. if (opprop != 0) {
  136. int n = prom_n_addr_cells(root);
  137. for (openpic_addr = 0; n > 0; --n)
  138. openpic_addr = (openpic_addr << 32) + *opprop++;
  139. printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);
  140. }
  141. of_node_put(root);
  142. BUG_ON(openpic_addr == 0);
  143. /* Get the sense values from OF */
  144. prom_get_irq_senses(senses, NUM_ISA_INTERRUPTS, NR_IRQS);
  145. /* Setup the openpic driver */
  146. irq_count = NR_IRQS - NUM_ISA_INTERRUPTS - 4; /* leave room for IPIs */
  147. pSeries_mpic = mpic_alloc(openpic_addr, MPIC_PRIMARY,
  148. 16, 16, irq_count, /* isu size, irq offset, irq count */
  149. NR_IRQS - 4, /* ipi offset */
  150. senses, irq_count, /* sense & sense size */
  151. " MPIC ");
  152. }
  153. static void pseries_lpar_enable_pmcs(void)
  154. {
  155. unsigned long set, reset;
  156. power4_enable_pmcs();
  157. set = 1UL << 63;
  158. reset = 0;
  159. plpar_hcall_norets(H_PERFMON, set, reset);
  160. /* instruct hypervisor to maintain PMCs */
  161. if (firmware_has_feature(FW_FEATURE_SPLPAR))
  162. get_lppaca()->pmcregs_in_use = 1;
  163. }
  164. static void __init pSeries_setup_arch(void)
  165. {
  166. /* Fixup ppc_md depending on the type of interrupt controller */
  167. if (ppc64_interrupt_controller == IC_OPEN_PIC) {
  168. ppc_md.init_IRQ = pSeries_init_mpic;
  169. ppc_md.get_irq = mpic_get_irq;
  170. /* Allocate the mpic now, so that find_and_init_phbs() can
  171. * fill the ISUs */
  172. pSeries_setup_mpic();
  173. } else {
  174. ppc_md.init_IRQ = xics_init_IRQ;
  175. ppc_md.get_irq = xics_get_irq;
  176. }
  177. #ifdef CONFIG_SMP
  178. smp_init_pSeries();
  179. #endif
  180. /* openpic global configuration register (64-bit format). */
  181. /* openpic Interrupt Source Unit pointer (64-bit format). */
  182. /* python0 facility area (mmio) (64-bit format) REAL address. */
  183. /* init to some ~sane value until calibrate_delay() runs */
  184. loops_per_jiffy = 50000000;
  185. if (ROOT_DEV == 0) {
  186. printk("No ramdisk, default root is /dev/sda2\n");
  187. ROOT_DEV = Root_SDA2;
  188. }
  189. fwnmi_init();
  190. /* Find and initialize PCI host bridges */
  191. init_pci_config_tokens();
  192. find_and_init_phbs();
  193. eeh_init();
  194. pSeries_nvram_init();
  195. /* Choose an idle loop */
  196. if (firmware_has_feature(FW_FEATURE_SPLPAR)) {
  197. vpa_init(boot_cpuid);
  198. if (get_lppaca()->shared_proc) {
  199. printk(KERN_INFO "Using shared processor idle loop\n");
  200. ppc_md.power_save = pseries_shared_idle_sleep;
  201. } else {
  202. printk(KERN_INFO "Using dedicated idle loop\n");
  203. ppc_md.power_save = pseries_dedicated_idle_sleep;
  204. }
  205. } else {
  206. printk(KERN_INFO "Using default idle loop\n");
  207. }
  208. if (firmware_has_feature(FW_FEATURE_LPAR))
  209. ppc_md.enable_pmcs = pseries_lpar_enable_pmcs;
  210. else
  211. ppc_md.enable_pmcs = power4_enable_pmcs;
  212. }
  213. static int __init pSeries_init_panel(void)
  214. {
  215. /* Manually leave the kernel version on the panel. */
  216. ppc_md.progress("Linux ppc64\n", 0);
  217. ppc_md.progress(system_utsname.version, 0);
  218. return 0;
  219. }
  220. arch_initcall(pSeries_init_panel);
  221. static void __init pSeries_discover_pic(void)
  222. {
  223. struct device_node *np;
  224. char *typep;
  225. /*
  226. * Setup interrupt mapping options that are needed for finish_device_tree
  227. * to properly parse the OF interrupt tree & do the virtual irq mapping
  228. */
  229. __irq_offset_value = NUM_ISA_INTERRUPTS;
  230. ppc64_interrupt_controller = IC_INVALID;
  231. for (np = NULL; (np = of_find_node_by_name(np, "interrupt-controller"));) {
  232. typep = (char *)get_property(np, "compatible", NULL);
  233. if (strstr(typep, "open-pic")) {
  234. ppc64_interrupt_controller = IC_OPEN_PIC;
  235. break;
  236. } else if (strstr(typep, "ppc-xicp")) {
  237. ppc64_interrupt_controller = IC_PPC_XIC;
  238. break;
  239. }
  240. }
  241. if (ppc64_interrupt_controller == IC_INVALID)
  242. printk("pSeries_discover_pic: failed to recognize"
  243. " interrupt-controller\n");
  244. }
  245. static void pSeries_mach_cpu_die(void)
  246. {
  247. local_irq_disable();
  248. idle_task_exit();
  249. /* Some hardware requires clearing the CPPR, while other hardware does not
  250. * it is safe either way
  251. */
  252. pSeriesLP_cppr_info(0, 0);
  253. rtas_stop_self();
  254. /* Should never get here... */
  255. BUG();
  256. for(;;);
  257. }
  258. static int pseries_set_dabr(unsigned long dabr)
  259. {
  260. return plpar_hcall_norets(H_SET_DABR, dabr);
  261. }
  262. static int pseries_set_xdabr(unsigned long dabr)
  263. {
  264. /* We want to catch accesses from kernel and userspace */
  265. return plpar_hcall_norets(H_SET_XDABR, dabr,
  266. H_DABRX_KERNEL | H_DABRX_USER);
  267. }
  268. /*
  269. * Early initialization. Relocation is on but do not reference unbolted pages
  270. */
  271. static void __init pSeries_init_early(void)
  272. {
  273. DBG(" -> pSeries_init_early()\n");
  274. fw_feature_init();
  275. if (firmware_has_feature(FW_FEATURE_LPAR))
  276. hpte_init_lpar();
  277. else
  278. hpte_init_native();
  279. if (firmware_has_feature(FW_FEATURE_LPAR))
  280. find_udbg_vterm();
  281. if (firmware_has_feature(FW_FEATURE_DABR))
  282. ppc_md.set_dabr = pseries_set_dabr;
  283. else if (firmware_has_feature(FW_FEATURE_XDABR))
  284. ppc_md.set_dabr = pseries_set_xdabr;
  285. iommu_init_early_pSeries();
  286. pSeries_discover_pic();
  287. DBG(" <- pSeries_init_early()\n");
  288. }
  289. static int pSeries_check_legacy_ioport(unsigned int baseport)
  290. {
  291. struct device_node *np;
  292. #define I8042_DATA_REG 0x60
  293. #define FDC_BASE 0x3f0
  294. switch(baseport) {
  295. case I8042_DATA_REG:
  296. np = of_find_node_by_type(NULL, "8042");
  297. if (np == NULL)
  298. return -ENODEV;
  299. of_node_put(np);
  300. break;
  301. case FDC_BASE:
  302. np = of_find_node_by_type(NULL, "fdc");
  303. if (np == NULL)
  304. return -ENODEV;
  305. of_node_put(np);
  306. break;
  307. }
  308. return 0;
  309. }
  310. /*
  311. * Called very early, MMU is off, device-tree isn't unflattened
  312. */
  313. static int __init pSeries_probe_hypertas(unsigned long node,
  314. const char *uname, int depth,
  315. void *data)
  316. {
  317. if (depth != 1 ||
  318. (strcmp(uname, "rtas") != 0 && strcmp(uname, "rtas@0") != 0))
  319. return 0;
  320. if (of_get_flat_dt_prop(node, "ibm,hypertas-functions", NULL) != NULL)
  321. powerpc_firmware_features |= FW_FEATURE_LPAR;
  322. return 1;
  323. }
  324. static int __init pSeries_probe(void)
  325. {
  326. char *dtype = of_get_flat_dt_prop(of_get_flat_dt_root(),
  327. "device_type", NULL);
  328. if (dtype == NULL)
  329. return 0;
  330. if (strcmp(dtype, "chrp"))
  331. return 0;
  332. DBG("pSeries detected, looking for LPAR capability...\n");
  333. /* Now try to figure out if we are running on LPAR */
  334. of_scan_flat_dt(pSeries_probe_hypertas, NULL);
  335. DBG("Machine is%s LPAR !\n",
  336. (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not");
  337. return 1;
  338. }
  339. DECLARE_PER_CPU(unsigned long, smt_snooze_delay);
  340. static void pseries_dedicated_idle_sleep(void)
  341. {
  342. unsigned int cpu = smp_processor_id();
  343. unsigned long start_snooze;
  344. unsigned long *smt_snooze_delay = &__get_cpu_var(smt_snooze_delay);
  345. /*
  346. * Indicate to the HV that we are idle. Now would be
  347. * a good time to find other work to dispatch.
  348. */
  349. get_lppaca()->idle = 1;
  350. /*
  351. * We come in with interrupts disabled, and need_resched()
  352. * has been checked recently. If we should poll for a little
  353. * while, do so.
  354. */
  355. if (*smt_snooze_delay) {
  356. start_snooze = get_tb() +
  357. *smt_snooze_delay * tb_ticks_per_usec;
  358. local_irq_enable();
  359. set_thread_flag(TIF_POLLING_NRFLAG);
  360. while (get_tb() < start_snooze) {
  361. if (need_resched() || cpu_is_offline(cpu))
  362. goto out;
  363. ppc64_runlatch_off();
  364. HMT_low();
  365. HMT_very_low();
  366. }
  367. HMT_medium();
  368. clear_thread_flag(TIF_POLLING_NRFLAG);
  369. smp_mb();
  370. local_irq_disable();
  371. if (need_resched() || cpu_is_offline(cpu))
  372. goto out;
  373. }
  374. /*
  375. * Cede if the other thread is not idle, so that it can
  376. * go single-threaded. If the other thread is idle,
  377. * we ask the hypervisor if it has pending work it
  378. * wants to do and cede if it does. Otherwise we keep
  379. * polling in order to reduce interrupt latency.
  380. *
  381. * Doing the cede when the other thread is active will
  382. * result in this thread going dormant, meaning the other
  383. * thread gets to run in single-threaded (ST) mode, which
  384. * is slightly faster than SMT mode with this thread at
  385. * very low priority. The cede enables interrupts, which
  386. * doesn't matter here.
  387. */
  388. if (!lppaca[cpu ^ 1].idle || poll_pending() == H_PENDING)
  389. cede_processor();
  390. out:
  391. HMT_medium();
  392. get_lppaca()->idle = 0;
  393. }
  394. static void pseries_shared_idle_sleep(void)
  395. {
  396. /*
  397. * Indicate to the HV that we are idle. Now would be
  398. * a good time to find other work to dispatch.
  399. */
  400. get_lppaca()->idle = 1;
  401. /*
  402. * Yield the processor to the hypervisor. We return if
  403. * an external interrupt occurs (which are driven prior
  404. * to returning here) or if a prod occurs from another
  405. * processor. When returning here, external interrupts
  406. * are enabled.
  407. */
  408. cede_processor();
  409. get_lppaca()->idle = 0;
  410. }
  411. static int pSeries_pci_probe_mode(struct pci_bus *bus)
  412. {
  413. if (firmware_has_feature(FW_FEATURE_LPAR))
  414. return PCI_PROBE_DEVTREE;
  415. return PCI_PROBE_NORMAL;
  416. }
  417. #ifdef CONFIG_KEXEC
  418. static void pseries_kexec_cpu_down(int crash_shutdown, int secondary)
  419. {
  420. /* Don't risk a hypervisor call if we're crashing */
  421. if (firmware_has_feature(FW_FEATURE_SPLPAR) && !crash_shutdown) {
  422. unsigned long vpa = __pa(get_lppaca());
  423. if (unregister_vpa(hard_smp_processor_id(), vpa)) {
  424. printk("VPA deregistration of cpu %u (hw_cpu_id %d) "
  425. "failed\n", smp_processor_id(),
  426. hard_smp_processor_id());
  427. }
  428. }
  429. if (ppc64_interrupt_controller == IC_OPEN_PIC)
  430. mpic_teardown_this_cpu(secondary);
  431. else
  432. xics_teardown_cpu(secondary);
  433. }
  434. #endif
  435. define_machine(pseries) {
  436. .name = "pSeries",
  437. .probe = pSeries_probe,
  438. .setup_arch = pSeries_setup_arch,
  439. .init_early = pSeries_init_early,
  440. .show_cpuinfo = pSeries_show_cpuinfo,
  441. .log_error = pSeries_log_error,
  442. .pcibios_fixup = pSeries_final_fixup,
  443. .pci_probe_mode = pSeries_pci_probe_mode,
  444. .irq_bus_setup = pSeries_irq_bus_setup,
  445. .restart = rtas_restart,
  446. .power_off = rtas_power_off,
  447. .halt = rtas_halt,
  448. .panic = rtas_os_term,
  449. .cpu_die = pSeries_mach_cpu_die,
  450. .get_boot_time = rtas_get_boot_time,
  451. .get_rtc_time = rtas_get_rtc_time,
  452. .set_rtc_time = rtas_set_rtc_time,
  453. .calibrate_decr = generic_calibrate_decr,
  454. .progress = rtas_progress,
  455. .check_legacy_ioport = pSeries_check_legacy_ioport,
  456. .system_reset_exception = pSeries_system_reset_exception,
  457. .machine_check_exception = pSeries_machine_check_exception,
  458. #ifdef CONFIG_KEXEC
  459. .kexec_cpu_down = pseries_kexec_cpu_down,
  460. .machine_kexec = default_machine_kexec,
  461. .machine_kexec_prepare = default_machine_kexec_prepare,
  462. .machine_crash_shutdown = default_machine_crash_shutdown,
  463. #endif
  464. };