pci_dlpar.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214
  1. /*
  2. * PCI Dynamic LPAR, PCI Hot Plug and PCI EEH recovery code
  3. * for RPA-compliant PPC64 platform.
  4. * Copyright (C) 2003 Linda Xie <lxie@us.ibm.com>
  5. * Copyright (C) 2005 International Business Machines
  6. *
  7. * Updates, 2005, John Rose <johnrose@austin.ibm.com>
  8. * Updates, 2005, Linas Vepstas <linas@austin.ibm.com>
  9. *
  10. * All rights reserved.
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License as published by
  14. * the Free Software Foundation; either version 2 of the License, or (at
  15. * your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful, but
  18. * WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  20. * NON INFRINGEMENT. See the GNU General Public License for more
  21. * details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. */
  27. #include <linux/pci.h>
  28. #include <asm/pci-bridge.h>
  29. #include <asm/ppc-pci.h>
  30. #include <asm/firmware.h>
  31. static struct pci_bus *
  32. find_bus_among_children(struct pci_bus *bus,
  33. struct device_node *dn)
  34. {
  35. struct pci_bus *child = NULL;
  36. struct list_head *tmp;
  37. struct device_node *busdn;
  38. busdn = pci_bus_to_OF_node(bus);
  39. if (busdn == dn)
  40. return bus;
  41. list_for_each(tmp, &bus->children) {
  42. child = find_bus_among_children(pci_bus_b(tmp), dn);
  43. if (child)
  44. break;
  45. };
  46. return child;
  47. }
  48. struct pci_bus *
  49. pcibios_find_pci_bus(struct device_node *dn)
  50. {
  51. struct pci_dn *pdn = dn->data;
  52. if (!pdn || !pdn->phb || !pdn->phb->bus)
  53. return NULL;
  54. return find_bus_among_children(pdn->phb->bus, dn);
  55. }
  56. EXPORT_SYMBOL_GPL(pcibios_find_pci_bus);
  57. /**
  58. * pcibios_remove_pci_devices - remove all devices under this bus
  59. *
  60. * Remove all of the PCI devices under this bus both from the
  61. * linux pci device tree, and from the powerpc EEH address cache.
  62. */
  63. void
  64. pcibios_remove_pci_devices(struct pci_bus *bus)
  65. {
  66. struct pci_dev *dev, *tmp;
  67. list_for_each_entry_safe(dev, tmp, &bus->devices, bus_list) {
  68. eeh_remove_bus_device(dev);
  69. pci_remove_bus_device(dev);
  70. }
  71. }
  72. /* Must be called before pci_bus_add_devices */
  73. void
  74. pcibios_fixup_new_pci_devices(struct pci_bus *bus, int fix_bus)
  75. {
  76. struct pci_dev *dev;
  77. list_for_each_entry(dev, &bus->devices, bus_list) {
  78. /*
  79. * Skip already-present devices (which are on the
  80. * global device list.)
  81. */
  82. if (list_empty(&dev->global_list)) {
  83. int i;
  84. /* Need to setup IOMMU tables */
  85. ppc_md.iommu_dev_setup(dev);
  86. if(fix_bus)
  87. pcibios_fixup_device_resources(dev, bus);
  88. pci_read_irq_line(dev);
  89. for (i = 0; i < PCI_NUM_RESOURCES; i++) {
  90. struct resource *r = &dev->resource[i];
  91. if (r->parent || !r->start || !r->flags)
  92. continue;
  93. pci_claim_resource(dev, i);
  94. }
  95. }
  96. }
  97. eeh_add_device_tree_late(bus);
  98. }
  99. EXPORT_SYMBOL_GPL(pcibios_fixup_new_pci_devices);
  100. static int
  101. pcibios_pci_config_bridge(struct pci_dev *dev)
  102. {
  103. u8 sec_busno;
  104. struct pci_bus *child_bus;
  105. /* Get busno of downstream bus */
  106. pci_read_config_byte(dev, PCI_SECONDARY_BUS, &sec_busno);
  107. /* Add to children of PCI bridge dev->bus */
  108. child_bus = pci_add_new_bus(dev->bus, dev, sec_busno);
  109. if (!child_bus) {
  110. printk (KERN_ERR "%s: could not add second bus\n", __FUNCTION__);
  111. return -EIO;
  112. }
  113. sprintf(child_bus->name, "PCI Bus #%02x", child_bus->number);
  114. pci_scan_child_bus(child_bus);
  115. /* Fixup new pci devices without touching bus struct */
  116. pcibios_fixup_new_pci_devices(child_bus, 0);
  117. /* Make the discovered devices available */
  118. pci_bus_add_devices(child_bus);
  119. return 0;
  120. }
  121. /**
  122. * pcibios_add_pci_devices - adds new pci devices to bus
  123. *
  124. * This routine will find and fixup new pci devices under
  125. * the indicated bus. This routine presumes that there
  126. * might already be some devices under this bridge, so
  127. * it carefully tries to add only new devices. (And that
  128. * is how this routine differs from other, similar pcibios
  129. * routines.)
  130. */
  131. void
  132. pcibios_add_pci_devices(struct pci_bus * bus)
  133. {
  134. int slotno, num, mode;
  135. struct pci_dev *dev;
  136. struct device_node *dn = pci_bus_to_OF_node(bus);
  137. eeh_add_device_tree_early(dn);
  138. mode = PCI_PROBE_NORMAL;
  139. if (ppc_md.pci_probe_mode)
  140. mode = ppc_md.pci_probe_mode(bus);
  141. if (mode == PCI_PROBE_DEVTREE) {
  142. /* use ofdt-based probe */
  143. of_scan_bus(dn, bus);
  144. if (!list_empty(&bus->devices)) {
  145. pcibios_fixup_new_pci_devices(bus, 0);
  146. pci_bus_add_devices(bus);
  147. }
  148. } else if (mode == PCI_PROBE_NORMAL) {
  149. /* use legacy probe */
  150. slotno = PCI_SLOT(PCI_DN(dn->child)->devfn);
  151. num = pci_scan_slot(bus, PCI_DEVFN(slotno, 0));
  152. if (num) {
  153. pcibios_fixup_new_pci_devices(bus, 1);
  154. pci_bus_add_devices(bus);
  155. }
  156. list_for_each_entry(dev, &bus->devices, bus_list)
  157. if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE)
  158. pcibios_pci_config_bridge(dev);
  159. }
  160. }
  161. EXPORT_SYMBOL_GPL(pcibios_add_pci_devices);
  162. struct pci_controller * __devinit init_phb_dynamic(struct device_node *dn)
  163. {
  164. struct pci_controller *phb;
  165. int primary;
  166. primary = list_empty(&hose_list);
  167. phb = pcibios_alloc_controller(dn);
  168. if (!phb)
  169. return NULL;
  170. setup_phb(dn, phb);
  171. pci_process_bridge_OF_ranges(phb, dn, 0);
  172. pci_setup_phb_io_dynamic(phb, primary);
  173. pci_devs_phb_init_dynamic(phb);
  174. if (dn->child)
  175. eeh_add_device_tree_early(dn);
  176. scan_phb(phb);
  177. pcibios_fixup_new_pci_devices(phb->bus, 0);
  178. pci_bus_add_devices(phb->bus);
  179. return phb;
  180. }
  181. EXPORT_SYMBOL_GPL(init_phb_dynamic);