irq.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. /*
  2. * BRIEF MODULE DESCRIPTION
  3. * Code to handle irqs on GT64120A boards
  4. * Derived from mips/orion and Cort <cort@fsmlabs.com>
  5. *
  6. * Copyright (C) 2000 RidgeRun, Inc.
  7. * Author: RidgeRun, Inc.
  8. * glonnon@ridgerun.com, skranz@ridgerun.com, stevej@ridgerun.com
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. *
  15. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  16. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  18. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  19. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  20. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  21. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  22. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  23. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  24. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25. *
  26. * You should have received a copy of the GNU General Public License along
  27. * with this program; if not, write to the Free Software Foundation, Inc.,
  28. * 675 Mass Ave, Cambridge, MA 02139, USA.
  29. */
  30. #include <linux/errno.h>
  31. #include <linux/init.h>
  32. #include <linux/kernel_stat.h>
  33. #include <linux/module.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/types.h>
  37. #include <linux/interrupt.h>
  38. #include <linux/ioport.h>
  39. #include <linux/timex.h>
  40. #include <linux/slab.h>
  41. #include <linux/random.h>
  42. #include <linux/bitops.h>
  43. #include <asm/bootinfo.h>
  44. #include <asm/io.h>
  45. #include <asm/mipsregs.h>
  46. #include <asm/system.h>
  47. #include <asm/gt64120.h>
  48. asmlinkage void plat_irq_dispatch(struct pt_regs *regs)
  49. {
  50. unsigned int pending = read_c0_status() & read_c0_cause();
  51. if (pending & STATUSF_IP4) /* int2 hardware line (timer) */
  52. do_IRQ(4, regs);
  53. else if (pending & STATUSF_IP2) /* int0 hardware line */
  54. do_IRQ(GT_INTA, regs);
  55. else if (pending & STATUSF_IP5) /* int3 hardware line */
  56. do_IRQ(GT_INTD, regs);
  57. else if (pending & STATUSF_IP6) /* int4 hardware line */
  58. do_IRQ(6, regs);
  59. else if (pending & STATUSF_IP7) /* compare int */
  60. do_IRQ(7, regs);
  61. else
  62. spurious_interrupt(regs);
  63. }
  64. static void disable_ev64120_irq(unsigned int irq_nr)
  65. {
  66. unsigned long flags;
  67. local_irq_save(flags);
  68. if (irq_nr >= 8) { // All PCI interrupts are on line 5 or 2
  69. clear_c0_status(9 << 10);
  70. } else {
  71. clear_c0_status(1 << (irq_nr + 8));
  72. }
  73. local_irq_restore(flags);
  74. }
  75. static void enable_ev64120_irq(unsigned int irq_nr)
  76. {
  77. unsigned long flags;
  78. local_irq_save(flags);
  79. if (irq_nr >= 8) // All PCI interrupts are on line 5 or 2
  80. set_c0_status(9 << 10);
  81. else
  82. set_c0_status(1 << (irq_nr + 8));
  83. local_irq_restore(flags);
  84. }
  85. static unsigned int startup_ev64120_irq(unsigned int irq)
  86. {
  87. enable_ev64120_irq(irq);
  88. return 0; /* Never anything pending */
  89. }
  90. #define shutdown_ev64120_irq disable_ev64120_irq
  91. #define mask_and_ack_ev64120_irq disable_ev64120_irq
  92. static void end_ev64120_irq(unsigned int irq)
  93. {
  94. if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
  95. enable_ev64120_irq(irq);
  96. }
  97. static struct hw_interrupt_type ev64120_irq_type = {
  98. .typename = "EV64120",
  99. .startup = startup_ev64120_irq,
  100. .shutdown = shutdown_ev64120_irq,
  101. .enable = enable_ev64120_irq,
  102. .disable = disable_ev64120_irq,
  103. .ack = mask_and_ack_ev64120_irq,
  104. .end = end_ev64120_irq,
  105. .set_affinity = NULL
  106. };
  107. void gt64120_irq_setup(void)
  108. {
  109. /*
  110. * Clear all of the interrupts while we change the able around a bit.
  111. */
  112. clear_c0_status(ST0_IM);
  113. local_irq_disable();
  114. /*
  115. * Enable timer. Other interrupts will be enabled as they are
  116. * registered.
  117. */
  118. set_c0_status(IE_IRQ2);
  119. }
  120. void __init arch_init_irq(void)
  121. {
  122. int i;
  123. /* Let's initialize our IRQ descriptors */
  124. for (i = 0; i < NR_IRQS; i++) {
  125. irq_desc[i].status = 0;
  126. irq_desc[i].handler = &no_irq_type;
  127. irq_desc[i].action = NULL;
  128. irq_desc[i].depth = 0;
  129. spin_lock_init(&irq_desc[i].lock);
  130. }
  131. gt64120_irq_setup();
  132. }