vrc5476_irq.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * The irq controller for vrc5476.
  3. *
  4. * Copyright (C) 2001 MontaVista Software Inc.
  5. * Author: jsun@mvista.com or jsun@junsun.net
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. *
  12. */
  13. #include <linux/init.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/irq.h>
  16. #include <linux/types.h>
  17. #include <linux/ptrace.h>
  18. #include <asm/system.h>
  19. #include <asm/ddb5xxx/ddb5xxx.h>
  20. static int irq_base;
  21. static void vrc5476_irq_enable(uint irq)
  22. {
  23. nile4_enable_irq(irq - irq_base);
  24. }
  25. static void vrc5476_irq_disable(uint irq)
  26. {
  27. nile4_disable_irq(irq - irq_base);
  28. }
  29. static unsigned int vrc5476_irq_startup(uint irq)
  30. {
  31. nile4_enable_irq(irq - irq_base);
  32. return 0;
  33. }
  34. #define vrc5476_irq_shutdown vrc5476_irq_disable
  35. static void vrc5476_irq_ack(uint irq)
  36. {
  37. nile4_clear_irq(irq - irq_base);
  38. nile4_disable_irq(irq - irq_base);
  39. }
  40. static void vrc5476_irq_end(uint irq)
  41. {
  42. if(!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS)))
  43. vrc5476_irq_enable(irq);
  44. }
  45. static hw_irq_controller vrc5476_irq_controller = {
  46. .typename = "vrc5476",
  47. .startup = vrc5476_irq_startup,
  48. .shutdown = vrc5476_irq_shutdown,
  49. .enable = vrc5476_irq_enable,
  50. .disable = vrc5476_irq_disable,
  51. .ack = vrc5476_irq_ack,
  52. .end = vrc5476_irq_end
  53. };
  54. void __init
  55. vrc5476_irq_init(u32 base)
  56. {
  57. u32 i;
  58. irq_base = base;
  59. for (i= base; i< base + NUM_VRC5476_IRQ; i++) {
  60. irq_desc[i].status = IRQ_DISABLED;
  61. irq_desc[i].action = NULL;
  62. irq_desc[i].depth = 1;
  63. irq_desc[i].handler = &vrc5476_irq_controller;
  64. }
  65. }
  66. void
  67. vrc5476_irq_dispatch(struct pt_regs *regs)
  68. {
  69. u32 mask;
  70. int nile4_irq;
  71. mask = nile4_get_irq_stat(0);
  72. /* quick check for possible time interrupt */
  73. if (mask & (1 << VRC5476_IRQ_GPT)) {
  74. do_IRQ(VRC5476_IRQ_BASE + VRC5476_IRQ_GPT, regs);
  75. return;
  76. }
  77. /* check for i8259 interrupts */
  78. if (mask & (1 << VRC5476_I8259_CASCADE)) {
  79. int i8259_irq = nile4_i8259_iack();
  80. do_IRQ(I8259_IRQ_BASE + i8259_irq, regs);
  81. return;
  82. }
  83. /* regular nile4 interrupts (we should not really have any */
  84. for (nile4_irq = 0; mask; nile4_irq++, mask >>= 1) {
  85. if (mask & 1) {
  86. do_IRQ(VRC5476_IRQ_BASE + nile4_irq, regs);
  87. return;
  88. }
  89. }
  90. spurious_interrupt(regs);
  91. }