msr.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. /* ----------------------------------------------------------------------- *
  2. *
  3. * Copyright 2000 H. Peter Anvin - All Rights Reserved
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation, Inc., 675 Mass Ave, Cambridge MA 02139,
  8. * USA; either version 2 of the License, or (at your option) any later
  9. * version; incorporated herein by reference.
  10. *
  11. * ----------------------------------------------------------------------- */
  12. /*
  13. * msr.c
  14. *
  15. * x86 MSR access device
  16. *
  17. * This device is accessed by lseek() to the appropriate register number
  18. * and then read/write in chunks of 8 bytes. A larger size means multiple
  19. * reads or writes of the same register.
  20. *
  21. * This driver uses /dev/cpu/%d/msr where %d is the minor number, and on
  22. * an SMP box will direct the access to CPU %d.
  23. */
  24. #include <linux/module.h>
  25. #include <linux/config.h>
  26. #include <linux/types.h>
  27. #include <linux/errno.h>
  28. #include <linux/fcntl.h>
  29. #include <linux/init.h>
  30. #include <linux/poll.h>
  31. #include <linux/smp.h>
  32. #include <linux/smp_lock.h>
  33. #include <linux/major.h>
  34. #include <linux/fs.h>
  35. #include <linux/device.h>
  36. #include <linux/cpu.h>
  37. #include <linux/notifier.h>
  38. #include <asm/processor.h>
  39. #include <asm/msr.h>
  40. #include <asm/uaccess.h>
  41. #include <asm/system.h>
  42. static struct class *msr_class;
  43. static inline int wrmsr_eio(u32 reg, u32 eax, u32 edx)
  44. {
  45. int err;
  46. err = wrmsr_safe(reg, eax, edx);
  47. if (err)
  48. err = -EIO;
  49. return err;
  50. }
  51. static inline int rdmsr_eio(u32 reg, u32 *eax, u32 *edx)
  52. {
  53. int err;
  54. err = rdmsr_safe(reg, eax, edx);
  55. if (err)
  56. err = -EIO;
  57. return err;
  58. }
  59. #ifdef CONFIG_SMP
  60. struct msr_command {
  61. int cpu;
  62. int err;
  63. u32 reg;
  64. u32 data[2];
  65. };
  66. static void msr_smp_wrmsr(void *cmd_block)
  67. {
  68. struct msr_command *cmd = (struct msr_command *)cmd_block;
  69. if (cmd->cpu == smp_processor_id())
  70. cmd->err = wrmsr_eio(cmd->reg, cmd->data[0], cmd->data[1]);
  71. }
  72. static void msr_smp_rdmsr(void *cmd_block)
  73. {
  74. struct msr_command *cmd = (struct msr_command *)cmd_block;
  75. if (cmd->cpu == smp_processor_id())
  76. cmd->err = rdmsr_eio(cmd->reg, &cmd->data[0], &cmd->data[1]);
  77. }
  78. static inline int do_wrmsr(int cpu, u32 reg, u32 eax, u32 edx)
  79. {
  80. struct msr_command cmd;
  81. int ret;
  82. preempt_disable();
  83. if (cpu == smp_processor_id()) {
  84. ret = wrmsr_eio(reg, eax, edx);
  85. } else {
  86. cmd.cpu = cpu;
  87. cmd.reg = reg;
  88. cmd.data[0] = eax;
  89. cmd.data[1] = edx;
  90. smp_call_function(msr_smp_wrmsr, &cmd, 1, 1);
  91. ret = cmd.err;
  92. }
  93. preempt_enable();
  94. return ret;
  95. }
  96. static inline int do_rdmsr(int cpu, u32 reg, u32 * eax, u32 * edx)
  97. {
  98. struct msr_command cmd;
  99. int ret;
  100. preempt_disable();
  101. if (cpu == smp_processor_id()) {
  102. ret = rdmsr_eio(reg, eax, edx);
  103. } else {
  104. cmd.cpu = cpu;
  105. cmd.reg = reg;
  106. smp_call_function(msr_smp_rdmsr, &cmd, 1, 1);
  107. *eax = cmd.data[0];
  108. *edx = cmd.data[1];
  109. ret = cmd.err;
  110. }
  111. preempt_enable();
  112. return ret;
  113. }
  114. #else /* ! CONFIG_SMP */
  115. static inline int do_wrmsr(int cpu, u32 reg, u32 eax, u32 edx)
  116. {
  117. return wrmsr_eio(reg, eax, edx);
  118. }
  119. static inline int do_rdmsr(int cpu, u32 reg, u32 *eax, u32 *edx)
  120. {
  121. return rdmsr_eio(reg, eax, edx);
  122. }
  123. #endif /* ! CONFIG_SMP */
  124. static loff_t msr_seek(struct file *file, loff_t offset, int orig)
  125. {
  126. loff_t ret = -EINVAL;
  127. lock_kernel();
  128. switch (orig) {
  129. case 0:
  130. file->f_pos = offset;
  131. ret = file->f_pos;
  132. break;
  133. case 1:
  134. file->f_pos += offset;
  135. ret = file->f_pos;
  136. }
  137. unlock_kernel();
  138. return ret;
  139. }
  140. static ssize_t msr_read(struct file *file, char __user * buf,
  141. size_t count, loff_t * ppos)
  142. {
  143. u32 __user *tmp = (u32 __user *) buf;
  144. u32 data[2];
  145. u32 reg = *ppos;
  146. int cpu = iminor(file->f_dentry->d_inode);
  147. int err;
  148. if (count % 8)
  149. return -EINVAL; /* Invalid chunk size */
  150. for (; count; count -= 8) {
  151. err = do_rdmsr(cpu, reg, &data[0], &data[1]);
  152. if (err)
  153. return err;
  154. if (copy_to_user(tmp, &data, 8))
  155. return -EFAULT;
  156. tmp += 2;
  157. }
  158. return ((char __user *)tmp) - buf;
  159. }
  160. static ssize_t msr_write(struct file *file, const char __user *buf,
  161. size_t count, loff_t *ppos)
  162. {
  163. const u32 __user *tmp = (const u32 __user *)buf;
  164. u32 data[2];
  165. size_t rv;
  166. u32 reg = *ppos;
  167. int cpu = iminor(file->f_dentry->d_inode);
  168. int err;
  169. if (count % 8)
  170. return -EINVAL; /* Invalid chunk size */
  171. for (rv = 0; count; count -= 8) {
  172. if (copy_from_user(&data, tmp, 8))
  173. return -EFAULT;
  174. err = do_wrmsr(cpu, reg, data[0], data[1]);
  175. if (err)
  176. return err;
  177. tmp += 2;
  178. }
  179. return ((char __user *)tmp) - buf;
  180. }
  181. static int msr_open(struct inode *inode, struct file *file)
  182. {
  183. unsigned int cpu = iminor(file->f_dentry->d_inode);
  184. struct cpuinfo_x86 *c = &(cpu_data)[cpu];
  185. if (cpu >= NR_CPUS || !cpu_online(cpu))
  186. return -ENXIO; /* No such CPU */
  187. if (!cpu_has(c, X86_FEATURE_MSR))
  188. return -EIO; /* MSR not supported */
  189. return 0;
  190. }
  191. /*
  192. * File operations we support
  193. */
  194. static struct file_operations msr_fops = {
  195. .owner = THIS_MODULE,
  196. .llseek = msr_seek,
  197. .read = msr_read,
  198. .write = msr_write,
  199. .open = msr_open,
  200. };
  201. static int msr_class_device_create(int i)
  202. {
  203. int err = 0;
  204. struct class_device *class_err;
  205. class_err = class_device_create(msr_class, NULL, MKDEV(MSR_MAJOR, i), NULL, "msr%d",i);
  206. if (IS_ERR(class_err))
  207. err = PTR_ERR(class_err);
  208. return err;
  209. }
  210. static int msr_class_cpu_callback(struct notifier_block *nfb, unsigned long action, void *hcpu)
  211. {
  212. unsigned int cpu = (unsigned long)hcpu;
  213. switch (action) {
  214. case CPU_ONLINE:
  215. msr_class_device_create(cpu);
  216. break;
  217. case CPU_DEAD:
  218. class_device_destroy(msr_class, MKDEV(MSR_MAJOR, cpu));
  219. break;
  220. }
  221. return NOTIFY_OK;
  222. }
  223. static struct notifier_block msr_class_cpu_notifier =
  224. {
  225. .notifier_call = msr_class_cpu_callback,
  226. };
  227. static int __init msr_init(void)
  228. {
  229. int i, err = 0;
  230. i = 0;
  231. if (register_chrdev(MSR_MAJOR, "cpu/msr", &msr_fops)) {
  232. printk(KERN_ERR "msr: unable to get major %d for msr\n",
  233. MSR_MAJOR);
  234. err = -EBUSY;
  235. goto out;
  236. }
  237. msr_class = class_create(THIS_MODULE, "msr");
  238. if (IS_ERR(msr_class)) {
  239. err = PTR_ERR(msr_class);
  240. goto out_chrdev;
  241. }
  242. for_each_online_cpu(i) {
  243. err = msr_class_device_create(i);
  244. if (err != 0)
  245. goto out_class;
  246. }
  247. register_cpu_notifier(&msr_class_cpu_notifier);
  248. err = 0;
  249. goto out;
  250. out_class:
  251. i = 0;
  252. for_each_online_cpu(i)
  253. class_device_destroy(msr_class, MKDEV(MSR_MAJOR, i));
  254. class_destroy(msr_class);
  255. out_chrdev:
  256. unregister_chrdev(MSR_MAJOR, "cpu/msr");
  257. out:
  258. return err;
  259. }
  260. static void __exit msr_exit(void)
  261. {
  262. int cpu = 0;
  263. for_each_online_cpu(cpu)
  264. class_device_destroy(msr_class, MKDEV(MSR_MAJOR, cpu));
  265. class_destroy(msr_class);
  266. unregister_chrdev(MSR_MAJOR, "cpu/msr");
  267. unregister_cpu_notifier(&msr_class_cpu_notifier);
  268. }
  269. module_init(msr_init);
  270. module_exit(msr_exit)
  271. MODULE_AUTHOR("H. Peter Anvin <hpa@zytor.com>");
  272. MODULE_DESCRIPTION("x86 generic MSR driver");
  273. MODULE_LICENSE("GPL");