em28xx-core.c 27 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119
  1. /*
  2. em28xx-core.c - driver for Empia EM2800/EM2820/2840 USB video capture devices
  3. Copyright (C) 2005 Ludovico Cavedon <cavedon@sssup.it>
  4. Markus Rechberger <mrechberger@gmail.com>
  5. Mauro Carvalho Chehab <mchehab@infradead.org>
  6. Sascha Sommer <saschasommer@freenet.de>
  7. This program is free software; you can redistribute it and/or modify
  8. it under the terms of the GNU General Public License as published by
  9. the Free Software Foundation; either version 2 of the License, or
  10. (at your option) any later version.
  11. This program is distributed in the hope that it will be useful,
  12. but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. GNU General Public License for more details.
  15. You should have received a copy of the GNU General Public License
  16. along with this program; if not, write to the Free Software
  17. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  18. */
  19. #include <linux/init.h>
  20. #include <linux/list.h>
  21. #include <linux/module.h>
  22. #include <linux/usb.h>
  23. #include <linux/vmalloc.h>
  24. #include <media/v4l2-common.h>
  25. #include "em28xx.h"
  26. /* #define ENABLE_DEBUG_ISOC_FRAMES */
  27. static unsigned int core_debug;
  28. module_param(core_debug,int,0644);
  29. MODULE_PARM_DESC(core_debug,"enable debug messages [core]");
  30. #define em28xx_coredbg(fmt, arg...) do {\
  31. if (core_debug) \
  32. printk(KERN_INFO "%s %s :"fmt, \
  33. dev->name, __func__ , ##arg); } while (0)
  34. static unsigned int reg_debug;
  35. module_param(reg_debug,int,0644);
  36. MODULE_PARM_DESC(reg_debug,"enable debug messages [URB reg]");
  37. #define em28xx_regdbg(fmt, arg...) do {\
  38. if (reg_debug) \
  39. printk(KERN_INFO "%s %s :"fmt, \
  40. dev->name, __func__ , ##arg); } while (0)
  41. static int alt = EM28XX_PINOUT;
  42. module_param(alt, int, 0644);
  43. MODULE_PARM_DESC(alt, "alternate setting to use for video endpoint");
  44. /* FIXME */
  45. #define em28xx_isocdbg(fmt, arg...) do {\
  46. if (core_debug) \
  47. printk(KERN_INFO "%s %s :"fmt, \
  48. dev->name, __func__ , ##arg); } while (0)
  49. /*
  50. * em28xx_read_reg_req()
  51. * reads data from the usb device specifying bRequest
  52. */
  53. int em28xx_read_reg_req_len(struct em28xx *dev, u8 req, u16 reg,
  54. char *buf, int len)
  55. {
  56. int ret;
  57. int pipe = usb_rcvctrlpipe(dev->udev, 0);
  58. if (dev->state & DEV_DISCONNECTED)
  59. return -ENODEV;
  60. if (len > URB_MAX_CTRL_SIZE)
  61. return -EINVAL;
  62. if (reg_debug) {
  63. printk( KERN_DEBUG "(pipe 0x%08x): "
  64. "IN: %02x %02x %02x %02x %02x %02x %02x %02x ",
  65. pipe,
  66. USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  67. req, 0, 0,
  68. reg & 0xff, reg >> 8,
  69. len & 0xff, len >> 8);
  70. }
  71. mutex_lock(&dev->ctrl_urb_lock);
  72. ret = usb_control_msg(dev->udev, pipe, req,
  73. USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  74. 0x0000, reg, dev->urb_buf, len, HZ);
  75. if (ret < 0) {
  76. if (reg_debug)
  77. printk(" failed!\n");
  78. mutex_unlock(&dev->ctrl_urb_lock);
  79. return ret;
  80. }
  81. if (len)
  82. memcpy(buf, dev->urb_buf, len);
  83. mutex_unlock(&dev->ctrl_urb_lock);
  84. if (reg_debug) {
  85. int byte;
  86. printk("<<<");
  87. for (byte = 0; byte < len; byte++)
  88. printk(" %02x", (unsigned char)buf[byte]);
  89. printk("\n");
  90. }
  91. return ret;
  92. }
  93. /*
  94. * em28xx_read_reg_req()
  95. * reads data from the usb device specifying bRequest
  96. */
  97. int em28xx_read_reg_req(struct em28xx *dev, u8 req, u16 reg)
  98. {
  99. int ret;
  100. u8 val;
  101. ret = em28xx_read_reg_req_len(dev, req, reg, &val, 1);
  102. if (ret < 0)
  103. return ret;
  104. return val;
  105. }
  106. int em28xx_read_reg(struct em28xx *dev, u16 reg)
  107. {
  108. return em28xx_read_reg_req(dev, USB_REQ_GET_STATUS, reg);
  109. }
  110. /*
  111. * em28xx_write_regs_req()
  112. * sends data to the usb device, specifying bRequest
  113. */
  114. int em28xx_write_regs_req(struct em28xx *dev, u8 req, u16 reg, char *buf,
  115. int len)
  116. {
  117. int ret;
  118. int pipe = usb_sndctrlpipe(dev->udev, 0);
  119. if (dev->state & DEV_DISCONNECTED)
  120. return -ENODEV;
  121. if ((len < 1) || (len > URB_MAX_CTRL_SIZE))
  122. return -EINVAL;
  123. if (reg_debug) {
  124. int byte;
  125. printk( KERN_DEBUG "(pipe 0x%08x): "
  126. "OUT: %02x %02x %02x %02x %02x %02x %02x %02x >>>",
  127. pipe,
  128. USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  129. req, 0, 0,
  130. reg & 0xff, reg >> 8,
  131. len & 0xff, len >> 8);
  132. for (byte = 0; byte < len; byte++)
  133. printk(" %02x", (unsigned char)buf[byte]);
  134. printk("\n");
  135. }
  136. mutex_lock(&dev->ctrl_urb_lock);
  137. memcpy(dev->urb_buf, buf, len);
  138. ret = usb_control_msg(dev->udev, pipe, req,
  139. USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  140. 0x0000, reg, dev->urb_buf, len, HZ);
  141. mutex_unlock(&dev->ctrl_urb_lock);
  142. if (dev->wait_after_write)
  143. msleep(dev->wait_after_write);
  144. return ret;
  145. }
  146. int em28xx_write_regs(struct em28xx *dev, u16 reg, char *buf, int len)
  147. {
  148. int rc;
  149. rc = em28xx_write_regs_req(dev, USB_REQ_GET_STATUS, reg, buf, len);
  150. /* Stores GPO/GPIO values at the cache, if changed
  151. Only write values should be stored, since input on a GPIO
  152. register will return the input bits.
  153. Not sure what happens on reading GPO register.
  154. */
  155. if (rc >= 0) {
  156. if (reg == dev->reg_gpo_num)
  157. dev->reg_gpo = buf[0];
  158. else if (reg == dev->reg_gpio_num)
  159. dev->reg_gpio = buf[0];
  160. }
  161. return rc;
  162. }
  163. /* Write a single register */
  164. int em28xx_write_reg(struct em28xx *dev, u16 reg, u8 val)
  165. {
  166. return em28xx_write_regs(dev, reg, &val, 1);
  167. }
  168. /*
  169. * em28xx_write_reg_bits()
  170. * sets only some bits (specified by bitmask) of a register, by first reading
  171. * the actual value
  172. */
  173. static int em28xx_write_reg_bits(struct em28xx *dev, u16 reg, u8 val,
  174. u8 bitmask)
  175. {
  176. int oldval;
  177. u8 newval;
  178. /* Uses cache for gpo/gpio registers */
  179. if (reg == dev->reg_gpo_num)
  180. oldval = dev->reg_gpo;
  181. else if (reg == dev->reg_gpio_num)
  182. oldval = dev->reg_gpio;
  183. else
  184. oldval = em28xx_read_reg(dev, reg);
  185. if (oldval < 0)
  186. return oldval;
  187. newval = (((u8) oldval) & ~bitmask) | (val & bitmask);
  188. return em28xx_write_regs(dev, reg, &newval, 1);
  189. }
  190. /*
  191. * em28xx_is_ac97_ready()
  192. * Checks if ac97 is ready
  193. */
  194. static int em28xx_is_ac97_ready(struct em28xx *dev)
  195. {
  196. int ret, i;
  197. /* Wait up to 50 ms for AC97 command to complete */
  198. for (i = 0; i < 10; i++, msleep(5)) {
  199. ret = em28xx_read_reg(dev, EM28XX_R43_AC97BUSY);
  200. if (ret < 0)
  201. return ret;
  202. if (!(ret & 0x01))
  203. return 0;
  204. }
  205. em28xx_warn("AC97 command still being executed: not handled properly!\n");
  206. return -EBUSY;
  207. }
  208. /*
  209. * em28xx_read_ac97()
  210. * write a 16 bit value to the specified AC97 address (LSB first!)
  211. */
  212. int em28xx_read_ac97(struct em28xx *dev, u8 reg)
  213. {
  214. int ret;
  215. u8 addr = (reg & 0x7f) | 0x80;
  216. u16 val;
  217. ret = em28xx_is_ac97_ready(dev);
  218. if (ret < 0)
  219. return ret;
  220. ret = em28xx_write_regs(dev, EM28XX_R42_AC97ADDR, &addr, 1);
  221. if (ret < 0)
  222. return ret;
  223. ret = dev->em28xx_read_reg_req_len(dev, 0, EM28XX_R40_AC97LSB,
  224. (u8 *)&val, sizeof(val));
  225. if (ret < 0)
  226. return ret;
  227. return le16_to_cpu(val);
  228. }
  229. /*
  230. * em28xx_write_ac97()
  231. * write a 16 bit value to the specified AC97 address (LSB first!)
  232. */
  233. int em28xx_write_ac97(struct em28xx *dev, u8 reg, u16 val)
  234. {
  235. int ret;
  236. u8 addr = reg & 0x7f;
  237. __le16 value;
  238. value = cpu_to_le16(val);
  239. ret = em28xx_is_ac97_ready(dev);
  240. if (ret < 0)
  241. return ret;
  242. ret = em28xx_write_regs(dev, EM28XX_R40_AC97LSB, (u8 *) &value, 2);
  243. if (ret < 0)
  244. return ret;
  245. ret = em28xx_write_regs(dev, EM28XX_R42_AC97ADDR, &addr, 1);
  246. if (ret < 0)
  247. return ret;
  248. return 0;
  249. }
  250. struct em28xx_vol_table {
  251. enum em28xx_amux mux;
  252. u8 reg;
  253. };
  254. static struct em28xx_vol_table inputs[] = {
  255. { EM28XX_AMUX_VIDEO, AC97_VIDEO_VOL },
  256. { EM28XX_AMUX_LINE_IN, AC97_LINEIN_VOL },
  257. { EM28XX_AMUX_PHONE, AC97_PHONE_VOL },
  258. { EM28XX_AMUX_MIC, AC97_MIC_VOL },
  259. { EM28XX_AMUX_CD, AC97_CD_VOL },
  260. { EM28XX_AMUX_AUX, AC97_AUX_VOL },
  261. { EM28XX_AMUX_PCM_OUT, AC97_PCM_OUT_VOL },
  262. };
  263. static int set_ac97_input(struct em28xx *dev)
  264. {
  265. int ret, i;
  266. enum em28xx_amux amux = dev->ctl_ainput;
  267. /* EM28XX_AMUX_VIDEO2 is a special case used to indicate that
  268. em28xx should point to LINE IN, while AC97 should use VIDEO
  269. */
  270. if (amux == EM28XX_AMUX_VIDEO2)
  271. amux = EM28XX_AMUX_VIDEO;
  272. /* Mute all entres but the one that were selected */
  273. for (i = 0; i < ARRAY_SIZE(inputs); i++) {
  274. if (amux == inputs[i].mux)
  275. ret = em28xx_write_ac97(dev, inputs[i].reg, 0x0808);
  276. else
  277. ret = em28xx_write_ac97(dev, inputs[i].reg, 0x8000);
  278. if (ret < 0)
  279. em28xx_warn("couldn't setup AC97 register %d\n",
  280. inputs[i].reg);
  281. }
  282. return 0;
  283. }
  284. static int em28xx_set_audio_source(struct em28xx *dev)
  285. {
  286. int ret;
  287. u8 input;
  288. if (dev->board.is_em2800) {
  289. if (dev->ctl_ainput == EM28XX_AMUX_VIDEO)
  290. input = EM2800_AUDIO_SRC_TUNER;
  291. else
  292. input = EM2800_AUDIO_SRC_LINE;
  293. ret = em28xx_write_regs(dev, EM2800_R08_AUDIOSRC, &input, 1);
  294. if (ret < 0)
  295. return ret;
  296. }
  297. if (dev->board.has_msp34xx)
  298. input = EM28XX_AUDIO_SRC_TUNER;
  299. else {
  300. switch (dev->ctl_ainput) {
  301. case EM28XX_AMUX_VIDEO:
  302. input = EM28XX_AUDIO_SRC_TUNER;
  303. break;
  304. default:
  305. input = EM28XX_AUDIO_SRC_LINE;
  306. break;
  307. }
  308. }
  309. ret = em28xx_write_reg_bits(dev, EM28XX_R0E_AUDIOSRC, input, 0xc0);
  310. if (ret < 0)
  311. return ret;
  312. msleep(5);
  313. switch (dev->audio_mode.ac97) {
  314. case EM28XX_NO_AC97:
  315. break;
  316. default:
  317. ret = set_ac97_input(dev);
  318. }
  319. return ret;
  320. }
  321. struct em28xx_vol_table outputs[] = {
  322. { EM28XX_AOUT_MASTER, AC97_MASTER_VOL },
  323. { EM28XX_AOUT_LINE, AC97_LINE_LEVEL_VOL },
  324. { EM28XX_AOUT_MONO, AC97_MASTER_MONO_VOL },
  325. { EM28XX_AOUT_LFE, AC97_LFE_MASTER_VOL },
  326. { EM28XX_AOUT_SURR, AC97_SURR_MASTER_VOL },
  327. };
  328. int em28xx_audio_analog_set(struct em28xx *dev)
  329. {
  330. int ret, i;
  331. u8 xclk;
  332. if (!dev->audio_mode.has_audio)
  333. return 0;
  334. /* It is assumed that all devices use master volume for output.
  335. It would be possible to use also line output.
  336. */
  337. if (dev->audio_mode.ac97 != EM28XX_NO_AC97) {
  338. /* Mute all outputs */
  339. for (i = 0; i < ARRAY_SIZE(outputs); i++) {
  340. ret = em28xx_write_ac97(dev, outputs[i].reg, 0x8000);
  341. if (ret < 0)
  342. em28xx_warn("couldn't setup AC97 register %d\n",
  343. outputs[i].reg);
  344. }
  345. }
  346. xclk = dev->board.xclk & 0x7f;
  347. if (!dev->mute)
  348. xclk |= 0x80;
  349. ret = em28xx_write_reg(dev, EM28XX_R0F_XCLK, xclk);
  350. if (ret < 0)
  351. return ret;
  352. msleep(10);
  353. /* Selects the proper audio input */
  354. ret = em28xx_set_audio_source(dev);
  355. /* Sets volume */
  356. if (dev->audio_mode.ac97 != EM28XX_NO_AC97) {
  357. int vol;
  358. /* LSB: left channel - both channels with the same level */
  359. vol = (0x1f - dev->volume) | ((0x1f - dev->volume) << 8);
  360. /* Mute device, if needed */
  361. if (dev->mute)
  362. vol |= 0x8000;
  363. /* Sets volume */
  364. for (i = 0; i < ARRAY_SIZE(outputs); i++) {
  365. if (dev->ctl_aoutput & outputs[i].mux)
  366. ret = em28xx_write_ac97(dev, outputs[i].reg,
  367. vol);
  368. if (ret < 0)
  369. em28xx_warn("couldn't setup AC97 register %d\n",
  370. outputs[i].reg);
  371. }
  372. }
  373. return ret;
  374. }
  375. EXPORT_SYMBOL_GPL(em28xx_audio_analog_set);
  376. int em28xx_audio_setup(struct em28xx *dev)
  377. {
  378. int vid1, vid2, feat, cfg;
  379. u32 vid;
  380. if (dev->chip_id == CHIP_ID_EM2874) {
  381. /* Digital only device - don't load any alsa module */
  382. dev->audio_mode.has_audio = 0;
  383. dev->has_audio_class = 0;
  384. dev->has_alsa_audio = 0;
  385. return 0;
  386. }
  387. /* If device doesn't support Usb Audio Class, use vendor class */
  388. if (!dev->has_audio_class)
  389. dev->has_alsa_audio = 1;
  390. dev->audio_mode.has_audio = 1;
  391. /* See how this device is configured */
  392. cfg = em28xx_read_reg(dev, EM28XX_R00_CHIPCFG);
  393. if (cfg < 0)
  394. cfg = EM28XX_CHIPCFG_AC97; /* Be conservative */
  395. else
  396. em28xx_info("Config register raw data: 0x%02x\n", cfg);
  397. if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) ==
  398. EM28XX_CHIPCFG_I2S_3_SAMPRATES) {
  399. em28xx_info("I2S Audio (3 sample rates)\n");
  400. dev->audio_mode.i2s_3rates = 1;
  401. }
  402. if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) ==
  403. EM28XX_CHIPCFG_I2S_5_SAMPRATES) {
  404. em28xx_info("I2S Audio (5 sample rates)\n");
  405. dev->audio_mode.i2s_5rates = 1;
  406. }
  407. if (!(cfg & EM28XX_CHIPCFG_AC97)) {
  408. dev->audio_mode.ac97 = EM28XX_NO_AC97;
  409. goto init_audio;
  410. }
  411. dev->audio_mode.ac97 = EM28XX_AC97_OTHER;
  412. vid1 = em28xx_read_ac97(dev, AC97_VENDOR_ID1);
  413. if (vid1 < 0) {
  414. /* Device likely doesn't support AC97 */
  415. em28xx_warn("AC97 chip type couldn't be determined\n");
  416. goto init_audio;
  417. }
  418. vid2 = em28xx_read_ac97(dev, AC97_VENDOR_ID2);
  419. if (vid2 < 0)
  420. goto init_audio;
  421. vid = vid1 << 16 | vid2;
  422. dev->audio_mode.ac97_vendor_id = vid;
  423. em28xx_warn("AC97 vendor ID = 0x%08x\n", vid);
  424. feat = em28xx_read_ac97(dev, AC97_RESET);
  425. if (feat < 0)
  426. goto init_audio;
  427. dev->audio_mode.ac97_feat = feat;
  428. em28xx_warn("AC97 features = 0x%04x\n", feat);
  429. /* Try to identify what audio processor we have */
  430. if ((vid == 0xffffffff) && (feat == 0x6a90))
  431. dev->audio_mode.ac97 = EM28XX_AC97_EM202;
  432. else if ((vid >> 8) == 0x838476)
  433. dev->audio_mode.ac97 = EM28XX_AC97_SIGMATEL;
  434. init_audio:
  435. /* Reports detected AC97 processor */
  436. switch (dev->audio_mode.ac97) {
  437. case EM28XX_NO_AC97:
  438. em28xx_info("No AC97 audio processor\n");
  439. break;
  440. case EM28XX_AC97_EM202:
  441. em28xx_info("Empia 202 AC97 audio processor detected\n");
  442. break;
  443. case EM28XX_AC97_SIGMATEL:
  444. em28xx_info("Sigmatel audio processor detected(stac 97%02x)\n",
  445. dev->audio_mode.ac97_vendor_id & 0xff);
  446. break;
  447. case EM28XX_AC97_OTHER:
  448. em28xx_warn("Unknown AC97 audio processor detected!\n");
  449. break;
  450. default:
  451. break;
  452. }
  453. return em28xx_audio_analog_set(dev);
  454. }
  455. EXPORT_SYMBOL_GPL(em28xx_audio_setup);
  456. int em28xx_colorlevels_set_default(struct em28xx *dev)
  457. {
  458. em28xx_write_reg(dev, EM28XX_R20_YGAIN, 0x10); /* contrast */
  459. em28xx_write_reg(dev, EM28XX_R21_YOFFSET, 0x00); /* brightness */
  460. em28xx_write_reg(dev, EM28XX_R22_UVGAIN, 0x10); /* saturation */
  461. em28xx_write_reg(dev, EM28XX_R23_UOFFSET, 0x00);
  462. em28xx_write_reg(dev, EM28XX_R24_VOFFSET, 0x00);
  463. em28xx_write_reg(dev, EM28XX_R25_SHARPNESS, 0x00);
  464. em28xx_write_reg(dev, EM28XX_R14_GAMMA, 0x20);
  465. em28xx_write_reg(dev, EM28XX_R15_RGAIN, 0x20);
  466. em28xx_write_reg(dev, EM28XX_R16_GGAIN, 0x20);
  467. em28xx_write_reg(dev, EM28XX_R17_BGAIN, 0x20);
  468. em28xx_write_reg(dev, EM28XX_R18_ROFFSET, 0x00);
  469. em28xx_write_reg(dev, EM28XX_R19_GOFFSET, 0x00);
  470. return em28xx_write_reg(dev, EM28XX_R1A_BOFFSET, 0x00);
  471. }
  472. int em28xx_capture_start(struct em28xx *dev, int start)
  473. {
  474. int rc;
  475. if (dev->chip_id == CHIP_ID_EM2874) {
  476. /* The Transport Stream Enable Register moved in em2874 */
  477. if (!start) {
  478. rc = em28xx_write_reg_bits(dev, EM2874_R5F_TS_ENABLE,
  479. 0x00,
  480. EM2874_TS1_CAPTURE_ENABLE);
  481. return rc;
  482. }
  483. /* Enable Transport Stream */
  484. rc = em28xx_write_reg_bits(dev, EM2874_R5F_TS_ENABLE,
  485. EM2874_TS1_CAPTURE_ENABLE,
  486. EM2874_TS1_CAPTURE_ENABLE);
  487. return rc;
  488. }
  489. /* FIXME: which is the best order? */
  490. /* video registers are sampled by VREF */
  491. rc = em28xx_write_reg_bits(dev, EM28XX_R0C_USBSUSP,
  492. start ? 0x10 : 0x00, 0x10);
  493. if (rc < 0)
  494. return rc;
  495. if (!start) {
  496. /* disable video capture */
  497. rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x27);
  498. return rc;
  499. }
  500. /* enable video capture */
  501. rc = em28xx_write_reg(dev, 0x48, 0x00);
  502. if (dev->mode == EM28XX_ANALOG_MODE)
  503. rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x67);
  504. else
  505. rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x37);
  506. msleep(6);
  507. return rc;
  508. }
  509. int em28xx_set_outfmt(struct em28xx *dev)
  510. {
  511. int ret;
  512. ret = em28xx_write_reg_bits(dev, EM28XX_R27_OUTFMT,
  513. dev->format->reg | 0x20, 0x3f);
  514. if (ret < 0)
  515. return ret;
  516. ret = em28xx_write_reg(dev, EM28XX_R10_VINMODE, 0x10);
  517. if (ret < 0)
  518. return ret;
  519. return em28xx_write_reg(dev, EM28XX_R11_VINCTRL, 0x11);
  520. }
  521. static int em28xx_accumulator_set(struct em28xx *dev, u8 xmin, u8 xmax,
  522. u8 ymin, u8 ymax)
  523. {
  524. em28xx_coredbg("em28xx Scale: (%d,%d)-(%d,%d)\n",
  525. xmin, ymin, xmax, ymax);
  526. em28xx_write_regs(dev, EM28XX_R28_XMIN, &xmin, 1);
  527. em28xx_write_regs(dev, EM28XX_R29_XMAX, &xmax, 1);
  528. em28xx_write_regs(dev, EM28XX_R2A_YMIN, &ymin, 1);
  529. return em28xx_write_regs(dev, EM28XX_R2B_YMAX, &ymax, 1);
  530. }
  531. static int em28xx_capture_area_set(struct em28xx *dev, u8 hstart, u8 vstart,
  532. u16 width, u16 height)
  533. {
  534. u8 cwidth = width;
  535. u8 cheight = height;
  536. u8 overflow = (height >> 7 & 0x02) | (width >> 8 & 0x01);
  537. em28xx_coredbg("em28xx Area Set: (%d,%d)\n",
  538. (width | (overflow & 2) << 7),
  539. (height | (overflow & 1) << 8));
  540. em28xx_write_regs(dev, EM28XX_R1C_HSTART, &hstart, 1);
  541. em28xx_write_regs(dev, EM28XX_R1D_VSTART, &vstart, 1);
  542. em28xx_write_regs(dev, EM28XX_R1E_CWIDTH, &cwidth, 1);
  543. em28xx_write_regs(dev, EM28XX_R1F_CHEIGHT, &cheight, 1);
  544. return em28xx_write_regs(dev, EM28XX_R1B_OFLOW, &overflow, 1);
  545. }
  546. static int em28xx_scaler_set(struct em28xx *dev, u16 h, u16 v)
  547. {
  548. u8 mode;
  549. /* the em2800 scaler only supports scaling down to 50% */
  550. if (dev->board.is_em2800)
  551. mode = (v ? 0x20 : 0x00) | (h ? 0x10 : 0x00);
  552. else {
  553. u8 buf[2];
  554. buf[0] = h;
  555. buf[1] = h >> 8;
  556. em28xx_write_regs(dev, EM28XX_R30_HSCALELOW, (char *)buf, 2);
  557. buf[0] = v;
  558. buf[1] = v >> 8;
  559. em28xx_write_regs(dev, EM28XX_R32_VSCALELOW, (char *)buf, 2);
  560. /* it seems that both H and V scalers must be active
  561. to work correctly */
  562. mode = (h || v)? 0x30: 0x00;
  563. }
  564. return em28xx_write_reg_bits(dev, EM28XX_R26_COMPR, mode, 0x30);
  565. }
  566. /* FIXME: this only function read values from dev */
  567. int em28xx_resolution_set(struct em28xx *dev)
  568. {
  569. int width, height;
  570. width = norm_maxw(dev);
  571. height = norm_maxh(dev) >> 1;
  572. em28xx_set_outfmt(dev);
  573. em28xx_accumulator_set(dev, 1, (width - 4) >> 2, 1, (height - 4) >> 2);
  574. em28xx_capture_area_set(dev, 0, 0, width >> 2, height >> 2);
  575. return em28xx_scaler_set(dev, dev->hscale, dev->vscale);
  576. }
  577. int em28xx_set_alternate(struct em28xx *dev)
  578. {
  579. int errCode, prev_alt = dev->alt;
  580. int i;
  581. unsigned int min_pkt_size = dev->width * 2 + 4;
  582. /* When image size is bigger than a certain value,
  583. the frame size should be increased, otherwise, only
  584. green screen will be received.
  585. */
  586. if (dev->width * 2 * dev->height > 720 * 240 * 2)
  587. min_pkt_size *= 2;
  588. for (i = 0; i < dev->num_alt; i++) {
  589. /* stop when the selected alt setting offers enough bandwidth */
  590. if (dev->alt_max_pkt_size[i] >= min_pkt_size) {
  591. dev->alt = i;
  592. break;
  593. /* otherwise make sure that we end up with the maximum bandwidth
  594. because the min_pkt_size equation might be wrong...
  595. */
  596. } else if (dev->alt_max_pkt_size[i] >
  597. dev->alt_max_pkt_size[dev->alt])
  598. dev->alt = i;
  599. }
  600. if (dev->alt != prev_alt) {
  601. em28xx_coredbg("minimum isoc packet size: %u (alt=%d)\n",
  602. min_pkt_size, dev->alt);
  603. dev->max_pkt_size = dev->alt_max_pkt_size[dev->alt];
  604. em28xx_coredbg("setting alternate %d with wMaxPacketSize=%u\n",
  605. dev->alt, dev->max_pkt_size);
  606. errCode = usb_set_interface(dev->udev, 0, dev->alt);
  607. if (errCode < 0) {
  608. em28xx_errdev("cannot change alternate number to %d (error=%i)\n",
  609. dev->alt, errCode);
  610. return errCode;
  611. }
  612. }
  613. return 0;
  614. }
  615. int em28xx_gpio_set(struct em28xx *dev, struct em28xx_reg_seq *gpio)
  616. {
  617. int rc = 0;
  618. if (!gpio)
  619. return rc;
  620. if (dev->mode != EM28XX_SUSPEND) {
  621. em28xx_write_reg(dev, 0x48, 0x00);
  622. if (dev->mode == EM28XX_ANALOG_MODE)
  623. em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x67);
  624. else
  625. em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x37);
  626. msleep(6);
  627. }
  628. /* Send GPIO reset sequences specified at board entry */
  629. while (gpio->sleep >= 0) {
  630. if (gpio->reg >= 0) {
  631. rc = em28xx_write_reg_bits(dev,
  632. gpio->reg,
  633. gpio->val,
  634. gpio->mask);
  635. if (rc < 0)
  636. return rc;
  637. }
  638. if (gpio->sleep > 0)
  639. msleep(gpio->sleep);
  640. gpio++;
  641. }
  642. return rc;
  643. }
  644. int em28xx_set_mode(struct em28xx *dev, enum em28xx_mode set_mode)
  645. {
  646. if (dev->mode == set_mode)
  647. return 0;
  648. if (set_mode == EM28XX_SUSPEND) {
  649. dev->mode = set_mode;
  650. /* FIXME: add suspend support for ac97 */
  651. return em28xx_gpio_set(dev, dev->board.suspend_gpio);
  652. }
  653. dev->mode = set_mode;
  654. if (dev->mode == EM28XX_DIGITAL_MODE)
  655. return em28xx_gpio_set(dev, dev->board.dvb_gpio);
  656. else
  657. return em28xx_gpio_set(dev, INPUT(dev->ctl_input)->gpio);
  658. }
  659. EXPORT_SYMBOL_GPL(em28xx_set_mode);
  660. /* ------------------------------------------------------------------
  661. URB control
  662. ------------------------------------------------------------------*/
  663. /*
  664. * IRQ callback, called by URB callback
  665. */
  666. static void em28xx_irq_callback(struct urb *urb)
  667. {
  668. struct em28xx_dmaqueue *dma_q = urb->context;
  669. struct em28xx *dev = container_of(dma_q, struct em28xx, vidq);
  670. int rc, i;
  671. /* Copy data from URB */
  672. spin_lock(&dev->slock);
  673. rc = dev->isoc_ctl.isoc_copy(dev, urb);
  674. spin_unlock(&dev->slock);
  675. /* Reset urb buffers */
  676. for (i = 0; i < urb->number_of_packets; i++) {
  677. urb->iso_frame_desc[i].status = 0;
  678. urb->iso_frame_desc[i].actual_length = 0;
  679. }
  680. urb->status = 0;
  681. urb->status = usb_submit_urb(urb, GFP_ATOMIC);
  682. if (urb->status) {
  683. em28xx_isocdbg("urb resubmit failed (error=%i)\n",
  684. urb->status);
  685. }
  686. }
  687. /*
  688. * Stop and Deallocate URBs
  689. */
  690. void em28xx_uninit_isoc(struct em28xx *dev)
  691. {
  692. struct urb *urb;
  693. int i;
  694. em28xx_isocdbg("em28xx: called em28xx_uninit_isoc\n");
  695. dev->isoc_ctl.nfields = -1;
  696. for (i = 0; i < dev->isoc_ctl.num_bufs; i++) {
  697. urb = dev->isoc_ctl.urb[i];
  698. if (urb) {
  699. usb_kill_urb(urb);
  700. usb_unlink_urb(urb);
  701. if (dev->isoc_ctl.transfer_buffer[i]) {
  702. usb_buffer_free(dev->udev,
  703. urb->transfer_buffer_length,
  704. dev->isoc_ctl.transfer_buffer[i],
  705. urb->transfer_dma);
  706. }
  707. usb_free_urb(urb);
  708. dev->isoc_ctl.urb[i] = NULL;
  709. }
  710. dev->isoc_ctl.transfer_buffer[i] = NULL;
  711. }
  712. kfree(dev->isoc_ctl.urb);
  713. kfree(dev->isoc_ctl.transfer_buffer);
  714. dev->isoc_ctl.urb = NULL;
  715. dev->isoc_ctl.transfer_buffer = NULL;
  716. dev->isoc_ctl.num_bufs = 0;
  717. em28xx_capture_start(dev, 0);
  718. }
  719. EXPORT_SYMBOL_GPL(em28xx_uninit_isoc);
  720. /*
  721. * Allocate URBs and start IRQ
  722. */
  723. int em28xx_init_isoc(struct em28xx *dev, int max_packets,
  724. int num_bufs, int max_pkt_size,
  725. int (*isoc_copy) (struct em28xx *dev, struct urb *urb))
  726. {
  727. struct em28xx_dmaqueue *dma_q = &dev->vidq;
  728. int i;
  729. int sb_size, pipe;
  730. struct urb *urb;
  731. int j, k;
  732. int rc;
  733. em28xx_isocdbg("em28xx: called em28xx_prepare_isoc\n");
  734. /* De-allocates all pending stuff */
  735. em28xx_uninit_isoc(dev);
  736. dev->isoc_ctl.isoc_copy = isoc_copy;
  737. dev->isoc_ctl.num_bufs = num_bufs;
  738. dev->isoc_ctl.urb = kzalloc(sizeof(void *)*num_bufs, GFP_KERNEL);
  739. if (!dev->isoc_ctl.urb) {
  740. em28xx_errdev("cannot alloc memory for usb buffers\n");
  741. return -ENOMEM;
  742. }
  743. dev->isoc_ctl.transfer_buffer = kzalloc(sizeof(void *)*num_bufs,
  744. GFP_KERNEL);
  745. if (!dev->isoc_ctl.transfer_buffer) {
  746. em28xx_errdev("cannot allocate memory for usbtransfer\n");
  747. kfree(dev->isoc_ctl.urb);
  748. return -ENOMEM;
  749. }
  750. dev->isoc_ctl.max_pkt_size = max_pkt_size;
  751. dev->isoc_ctl.buf = NULL;
  752. sb_size = max_packets * dev->isoc_ctl.max_pkt_size;
  753. /* allocate urbs and transfer buffers */
  754. for (i = 0; i < dev->isoc_ctl.num_bufs; i++) {
  755. urb = usb_alloc_urb(max_packets, GFP_KERNEL);
  756. if (!urb) {
  757. em28xx_err("cannot alloc isoc_ctl.urb %i\n", i);
  758. em28xx_uninit_isoc(dev);
  759. return -ENOMEM;
  760. }
  761. dev->isoc_ctl.urb[i] = urb;
  762. dev->isoc_ctl.transfer_buffer[i] = usb_buffer_alloc(dev->udev,
  763. sb_size, GFP_KERNEL, &urb->transfer_dma);
  764. if (!dev->isoc_ctl.transfer_buffer[i]) {
  765. em28xx_err("unable to allocate %i bytes for transfer"
  766. " buffer %i%s\n",
  767. sb_size, i,
  768. in_interrupt()?" while in int":"");
  769. em28xx_uninit_isoc(dev);
  770. return -ENOMEM;
  771. }
  772. memset(dev->isoc_ctl.transfer_buffer[i], 0, sb_size);
  773. /* FIXME: this is a hack - should be
  774. 'desc.bEndpointAddress & USB_ENDPOINT_NUMBER_MASK'
  775. should also be using 'desc.bInterval'
  776. */
  777. pipe = usb_rcvisocpipe(dev->udev,
  778. dev->mode == EM28XX_ANALOG_MODE ? 0x82 : 0x84);
  779. usb_fill_int_urb(urb, dev->udev, pipe,
  780. dev->isoc_ctl.transfer_buffer[i], sb_size,
  781. em28xx_irq_callback, dma_q, 1);
  782. urb->number_of_packets = max_packets;
  783. urb->transfer_flags = URB_ISO_ASAP;
  784. k = 0;
  785. for (j = 0; j < max_packets; j++) {
  786. urb->iso_frame_desc[j].offset = k;
  787. urb->iso_frame_desc[j].length =
  788. dev->isoc_ctl.max_pkt_size;
  789. k += dev->isoc_ctl.max_pkt_size;
  790. }
  791. }
  792. init_waitqueue_head(&dma_q->wq);
  793. em28xx_capture_start(dev, 1);
  794. /* submit urbs and enables IRQ */
  795. for (i = 0; i < dev->isoc_ctl.num_bufs; i++) {
  796. rc = usb_submit_urb(dev->isoc_ctl.urb[i], GFP_ATOMIC);
  797. if (rc) {
  798. em28xx_err("submit of urb %i failed (error=%i)\n", i,
  799. rc);
  800. em28xx_uninit_isoc(dev);
  801. return rc;
  802. }
  803. }
  804. return 0;
  805. }
  806. EXPORT_SYMBOL_GPL(em28xx_init_isoc);
  807. /*
  808. * em28xx_wake_i2c()
  809. * configure i2c attached devices
  810. */
  811. void em28xx_wake_i2c(struct em28xx *dev)
  812. {
  813. struct v4l2_routing route;
  814. int zero = 0;
  815. route.input = INPUT(dev->ctl_input)->vmux;
  816. route.output = 0;
  817. em28xx_i2c_call_clients(dev, VIDIOC_INT_RESET, &zero);
  818. em28xx_i2c_call_clients(dev, VIDIOC_INT_S_VIDEO_ROUTING, &route);
  819. em28xx_i2c_call_clients(dev, VIDIOC_STREAMON, NULL);
  820. }
  821. /*
  822. * Device control list
  823. */
  824. static LIST_HEAD(em28xx_devlist);
  825. static DEFINE_MUTEX(em28xx_devlist_mutex);
  826. struct em28xx *em28xx_get_device(struct inode *inode,
  827. enum v4l2_buf_type *fh_type,
  828. int *has_radio)
  829. {
  830. struct em28xx *h, *dev = NULL;
  831. int minor = iminor(inode);
  832. *fh_type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  833. *has_radio = 0;
  834. mutex_lock(&em28xx_devlist_mutex);
  835. list_for_each_entry(h, &em28xx_devlist, devlist) {
  836. if (h->vdev->minor == minor)
  837. dev = h;
  838. if (h->vbi_dev->minor == minor) {
  839. dev = h;
  840. *fh_type = V4L2_BUF_TYPE_VBI_CAPTURE;
  841. }
  842. if (h->radio_dev &&
  843. h->radio_dev->minor == minor) {
  844. dev = h;
  845. *has_radio = 1;
  846. }
  847. }
  848. mutex_unlock(&em28xx_devlist_mutex);
  849. return dev;
  850. }
  851. /*
  852. * em28xx_realease_resources()
  853. * unregisters the v4l2,i2c and usb devices
  854. * called when the device gets disconected or at module unload
  855. */
  856. void em28xx_remove_from_devlist(struct em28xx *dev)
  857. {
  858. mutex_lock(&em28xx_devlist_mutex);
  859. list_del(&dev->devlist);
  860. mutex_unlock(&em28xx_devlist_mutex);
  861. };
  862. void em28xx_add_into_devlist(struct em28xx *dev)
  863. {
  864. mutex_lock(&em28xx_devlist_mutex);
  865. list_add_tail(&dev->devlist, &em28xx_devlist);
  866. mutex_unlock(&em28xx_devlist_mutex);
  867. };
  868. /*
  869. * Extension interface
  870. */
  871. static LIST_HEAD(em28xx_extension_devlist);
  872. static DEFINE_MUTEX(em28xx_extension_devlist_lock);
  873. int em28xx_register_extension(struct em28xx_ops *ops)
  874. {
  875. struct em28xx *dev = NULL;
  876. mutex_lock(&em28xx_devlist_mutex);
  877. mutex_lock(&em28xx_extension_devlist_lock);
  878. list_add_tail(&ops->next, &em28xx_extension_devlist);
  879. list_for_each_entry(dev, &em28xx_devlist, devlist) {
  880. if (dev)
  881. ops->init(dev);
  882. }
  883. printk(KERN_INFO "Em28xx: Initialized (%s) extension\n", ops->name);
  884. mutex_unlock(&em28xx_extension_devlist_lock);
  885. mutex_unlock(&em28xx_devlist_mutex);
  886. return 0;
  887. }
  888. EXPORT_SYMBOL(em28xx_register_extension);
  889. void em28xx_unregister_extension(struct em28xx_ops *ops)
  890. {
  891. struct em28xx *dev = NULL;
  892. mutex_lock(&em28xx_devlist_mutex);
  893. list_for_each_entry(dev, &em28xx_devlist, devlist) {
  894. if (dev)
  895. ops->fini(dev);
  896. }
  897. mutex_lock(&em28xx_extension_devlist_lock);
  898. printk(KERN_INFO "Em28xx: Removed (%s) extension\n", ops->name);
  899. list_del(&ops->next);
  900. mutex_unlock(&em28xx_extension_devlist_lock);
  901. mutex_unlock(&em28xx_devlist_mutex);
  902. }
  903. EXPORT_SYMBOL(em28xx_unregister_extension);
  904. void em28xx_init_extension(struct em28xx *dev)
  905. {
  906. struct em28xx_ops *ops = NULL;
  907. mutex_lock(&em28xx_extension_devlist_lock);
  908. if (!list_empty(&em28xx_extension_devlist)) {
  909. list_for_each_entry(ops, &em28xx_extension_devlist, next) {
  910. if (ops->init)
  911. ops->init(dev);
  912. }
  913. }
  914. mutex_unlock(&em28xx_extension_devlist_lock);
  915. }
  916. void em28xx_close_extension(struct em28xx *dev)
  917. {
  918. struct em28xx_ops *ops = NULL;
  919. mutex_lock(&em28xx_extension_devlist_lock);
  920. if (!list_empty(&em28xx_extension_devlist)) {
  921. list_for_each_entry(ops, &em28xx_extension_devlist, next) {
  922. if (ops->fini)
  923. ops->fini(dev);
  924. }
  925. }
  926. mutex_unlock(&em28xx_extension_devlist_lock);
  927. }