pci-me.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357
  1. /*
  2. *
  3. * Intel Management Engine Interface (Intel MEI) Linux driver
  4. * Copyright (c) 2003-2012, Intel Corporation.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms and conditions of the GNU General Public License,
  8. * version 2, as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. */
  16. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  17. #include <linux/module.h>
  18. #include <linux/moduleparam.h>
  19. #include <linux/kernel.h>
  20. #include <linux/device.h>
  21. #include <linux/fs.h>
  22. #include <linux/errno.h>
  23. #include <linux/types.h>
  24. #include <linux/fcntl.h>
  25. #include <linux/aio.h>
  26. #include <linux/pci.h>
  27. #include <linux/poll.h>
  28. #include <linux/init.h>
  29. #include <linux/ioctl.h>
  30. #include <linux/cdev.h>
  31. #include <linux/sched.h>
  32. #include <linux/uuid.h>
  33. #include <linux/compat.h>
  34. #include <linux/jiffies.h>
  35. #include <linux/interrupt.h>
  36. #include <linux/miscdevice.h>
  37. #include <linux/mei.h>
  38. #include "mei_dev.h"
  39. #include "hw-me.h"
  40. #include "client.h"
  41. /* AMT device is a singleton on the platform */
  42. static struct pci_dev *mei_pdev;
  43. /* mei_pci_tbl - PCI Device ID Table */
  44. static DEFINE_PCI_DEVICE_TABLE(mei_me_pci_tbl) = {
  45. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_82946GZ)},
  46. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_82G35)},
  47. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_82Q965)},
  48. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_82G965)},
  49. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_82GM965)},
  50. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_82GME965)},
  51. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_82Q35)},
  52. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_82G33)},
  53. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_82Q33)},
  54. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_82X38)},
  55. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_3200)},
  56. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_6)},
  57. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_7)},
  58. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_8)},
  59. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_9)},
  60. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9_10)},
  61. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9M_1)},
  62. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9M_2)},
  63. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9M_3)},
  64. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH9M_4)},
  65. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH10_1)},
  66. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH10_2)},
  67. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH10_3)},
  68. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_ICH10_4)},
  69. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_IBXPK_1)},
  70. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_IBXPK_2)},
  71. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_CPT_1)},
  72. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_PBG_1)},
  73. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_PPT_1)},
  74. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_PPT_2)},
  75. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_PPT_3)},
  76. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_LPT)},
  77. {PCI_DEVICE(PCI_VENDOR_ID_INTEL, MEI_DEV_ID_LPT_LP)},
  78. /* required last entry */
  79. {0, }
  80. };
  81. MODULE_DEVICE_TABLE(pci, mei_me_pci_tbl);
  82. static DEFINE_MUTEX(mei_mutex);
  83. /**
  84. * mei_quirk_probe - probe for devices that doesn't valid ME interface
  85. *
  86. * @pdev: PCI device structure
  87. * @ent: entry into pci_device_table
  88. *
  89. * returns true if ME Interface is valid, false otherwise
  90. */
  91. static bool mei_me_quirk_probe(struct pci_dev *pdev,
  92. const struct pci_device_id *ent)
  93. {
  94. u32 reg;
  95. if (ent->device == MEI_DEV_ID_PBG_1) {
  96. pci_read_config_dword(pdev, 0x48, &reg);
  97. /* make sure that bit 9 is up and bit 10 is down */
  98. if ((reg & 0x600) == 0x200) {
  99. dev_info(&pdev->dev, "Device doesn't have valid ME Interface\n");
  100. return false;
  101. }
  102. }
  103. return true;
  104. }
  105. /**
  106. * mei_probe - Device Initialization Routine
  107. *
  108. * @pdev: PCI device structure
  109. * @ent: entry in kcs_pci_tbl
  110. *
  111. * returns 0 on success, <0 on failure.
  112. */
  113. static int mei_me_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  114. {
  115. struct mei_device *dev;
  116. struct mei_me_hw *hw;
  117. int err;
  118. mutex_lock(&mei_mutex);
  119. if (!mei_me_quirk_probe(pdev, ent)) {
  120. err = -ENODEV;
  121. goto end;
  122. }
  123. if (mei_pdev) {
  124. err = -EEXIST;
  125. goto end;
  126. }
  127. /* enable pci dev */
  128. err = pci_enable_device(pdev);
  129. if (err) {
  130. dev_err(&pdev->dev, "failed to enable pci device.\n");
  131. goto end;
  132. }
  133. /* set PCI host mastering */
  134. pci_set_master(pdev);
  135. /* pci request regions for mei driver */
  136. err = pci_request_regions(pdev, KBUILD_MODNAME);
  137. if (err) {
  138. dev_err(&pdev->dev, "failed to get pci regions.\n");
  139. goto disable_device;
  140. }
  141. /* allocates and initializes the mei dev structure */
  142. dev = mei_me_dev_init(pdev);
  143. if (!dev) {
  144. err = -ENOMEM;
  145. goto release_regions;
  146. }
  147. hw = to_me_hw(dev);
  148. /* mapping IO device memory */
  149. hw->mem_addr = pci_iomap(pdev, 0, 0);
  150. if (!hw->mem_addr) {
  151. dev_err(&pdev->dev, "mapping I/O device memory failure.\n");
  152. err = -ENOMEM;
  153. goto free_device;
  154. }
  155. pci_enable_msi(pdev);
  156. /* request and enable interrupt */
  157. if (pci_dev_msi_enabled(pdev))
  158. err = request_threaded_irq(pdev->irq,
  159. NULL,
  160. mei_me_irq_thread_handler,
  161. IRQF_ONESHOT, KBUILD_MODNAME, dev);
  162. else
  163. err = request_threaded_irq(pdev->irq,
  164. mei_me_irq_quick_handler,
  165. mei_me_irq_thread_handler,
  166. IRQF_SHARED, KBUILD_MODNAME, dev);
  167. if (err) {
  168. dev_err(&pdev->dev, "request_threaded_irq failure. irq = %d\n",
  169. pdev->irq);
  170. goto disable_msi;
  171. }
  172. if (mei_start(dev)) {
  173. dev_err(&pdev->dev, "init hw failure.\n");
  174. err = -ENODEV;
  175. goto release_irq;
  176. }
  177. err = mei_register(dev);
  178. if (err)
  179. goto release_irq;
  180. mei_pdev = pdev;
  181. pci_set_drvdata(pdev, dev);
  182. schedule_delayed_work(&dev->timer_work, HZ);
  183. mutex_unlock(&mei_mutex);
  184. pr_debug("initialization successful.\n");
  185. return 0;
  186. release_irq:
  187. mei_disable_interrupts(dev);
  188. flush_scheduled_work();
  189. free_irq(pdev->irq, dev);
  190. disable_msi:
  191. pci_disable_msi(pdev);
  192. pci_iounmap(pdev, hw->mem_addr);
  193. free_device:
  194. kfree(dev);
  195. release_regions:
  196. pci_release_regions(pdev);
  197. disable_device:
  198. pci_disable_device(pdev);
  199. end:
  200. mutex_unlock(&mei_mutex);
  201. dev_err(&pdev->dev, "initialization failed.\n");
  202. return err;
  203. }
  204. /**
  205. * mei_remove - Device Removal Routine
  206. *
  207. * @pdev: PCI device structure
  208. *
  209. * mei_remove is called by the PCI subsystem to alert the driver
  210. * that it should release a PCI device.
  211. */
  212. static void mei_me_remove(struct pci_dev *pdev)
  213. {
  214. struct mei_device *dev;
  215. struct mei_me_hw *hw;
  216. if (mei_pdev != pdev)
  217. return;
  218. dev = pci_get_drvdata(pdev);
  219. if (!dev)
  220. return;
  221. hw = to_me_hw(dev);
  222. dev_err(&pdev->dev, "stop\n");
  223. mei_stop(dev);
  224. mei_pdev = NULL;
  225. /* disable interrupts */
  226. mei_disable_interrupts(dev);
  227. free_irq(pdev->irq, dev);
  228. pci_disable_msi(pdev);
  229. pci_set_drvdata(pdev, NULL);
  230. if (hw->mem_addr)
  231. pci_iounmap(pdev, hw->mem_addr);
  232. mei_deregister(dev);
  233. kfree(dev);
  234. pci_release_regions(pdev);
  235. pci_disable_device(pdev);
  236. }
  237. #ifdef CONFIG_PM
  238. static int mei_me_pci_suspend(struct device *device)
  239. {
  240. struct pci_dev *pdev = to_pci_dev(device);
  241. struct mei_device *dev = pci_get_drvdata(pdev);
  242. if (!dev)
  243. return -ENODEV;
  244. dev_err(&pdev->dev, "suspend\n");
  245. mei_stop(dev);
  246. mei_disable_interrupts(dev);
  247. free_irq(pdev->irq, dev);
  248. pci_disable_msi(pdev);
  249. return 0;
  250. }
  251. static int mei_me_pci_resume(struct device *device)
  252. {
  253. struct pci_dev *pdev = to_pci_dev(device);
  254. struct mei_device *dev;
  255. int err;
  256. dev = pci_get_drvdata(pdev);
  257. if (!dev)
  258. return -ENODEV;
  259. pci_enable_msi(pdev);
  260. /* request and enable interrupt */
  261. if (pci_dev_msi_enabled(pdev))
  262. err = request_threaded_irq(pdev->irq,
  263. NULL,
  264. mei_me_irq_thread_handler,
  265. IRQF_ONESHOT, KBUILD_MODNAME, dev);
  266. else
  267. err = request_threaded_irq(pdev->irq,
  268. mei_me_irq_quick_handler,
  269. mei_me_irq_thread_handler,
  270. IRQF_SHARED, KBUILD_MODNAME, dev);
  271. if (err) {
  272. dev_err(&pdev->dev, "request_threaded_irq failed: irq = %d.\n",
  273. pdev->irq);
  274. return err;
  275. }
  276. mutex_lock(&dev->device_lock);
  277. dev->dev_state = MEI_DEV_POWER_UP;
  278. mei_reset(dev, 1);
  279. mutex_unlock(&dev->device_lock);
  280. /* Start timer if stopped in suspend */
  281. schedule_delayed_work(&dev->timer_work, HZ);
  282. return err;
  283. }
  284. static SIMPLE_DEV_PM_OPS(mei_me_pm_ops, mei_me_pci_suspend, mei_me_pci_resume);
  285. #define MEI_ME_PM_OPS (&mei_me_pm_ops)
  286. #else
  287. #define MEI_ME_PM_OPS NULL
  288. #endif /* CONFIG_PM */
  289. /*
  290. * PCI driver structure
  291. */
  292. static struct pci_driver mei_me_driver = {
  293. .name = KBUILD_MODNAME,
  294. .id_table = mei_me_pci_tbl,
  295. .probe = mei_me_probe,
  296. .remove = mei_me_remove,
  297. .shutdown = mei_me_remove,
  298. .driver.pm = MEI_ME_PM_OPS,
  299. };
  300. module_pci_driver(mei_me_driver);
  301. MODULE_AUTHOR("Intel Corporation");
  302. MODULE_DESCRIPTION("Intel(R) Management Engine Interface");
  303. MODULE_LICENSE("GPL v2");