dump_tlb.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /*
  2. * Dump R4x00 TLB for debugging purposes.
  3. *
  4. * Copyright (C) 1994, 1995 by Waldorf Electronics, written by Ralf Baechle.
  5. * Copyright (C) 1999 by Silicon Graphics, Inc.
  6. */
  7. #include <linux/kernel.h>
  8. #include <linux/mm.h>
  9. #include <asm/mipsregs.h>
  10. #include <asm/page.h>
  11. #include <asm/pgtable.h>
  12. #include <asm/tlbdebug.h>
  13. #include <asm/mmu_context.h>
  14. static inline const char *msk2str(unsigned int mask)
  15. {
  16. switch (mask) {
  17. case PM_4K: return "4kb";
  18. case PM_16K: return "16kb";
  19. case PM_64K: return "64kb";
  20. case PM_256K: return "256kb";
  21. #ifdef CONFIG_CPU_CAVIUM_OCTEON
  22. case PM_8K: return "8kb";
  23. case PM_32K: return "32kb";
  24. case PM_128K: return "128kb";
  25. case PM_512K: return "512kb";
  26. case PM_2M: return "2Mb";
  27. case PM_8M: return "8Mb";
  28. case PM_32M: return "32Mb";
  29. #endif
  30. #ifndef CONFIG_CPU_VR41XX
  31. case PM_1M: return "1Mb";
  32. case PM_4M: return "4Mb";
  33. case PM_16M: return "16Mb";
  34. case PM_64M: return "64Mb";
  35. case PM_256M: return "256Mb";
  36. case PM_1G: return "1Gb";
  37. #endif
  38. }
  39. return "";
  40. }
  41. #define BARRIER() \
  42. __asm__ __volatile__( \
  43. ".set\tnoreorder\n\t" \
  44. "nop;nop;nop;nop;nop;nop;nop\n\t" \
  45. ".set\treorder");
  46. static void dump_tlb(int first, int last)
  47. {
  48. unsigned long s_entryhi, entryhi, asid;
  49. unsigned long long entrylo0, entrylo1;
  50. unsigned int s_index, s_pagemask, pagemask, c0, c1, i;
  51. s_pagemask = read_c0_pagemask();
  52. s_entryhi = read_c0_entryhi();
  53. s_index = read_c0_index();
  54. asid = ASID_MASK(s_entryhi);
  55. for (i = first; i <= last; i++) {
  56. write_c0_index(i);
  57. BARRIER();
  58. tlb_read();
  59. BARRIER();
  60. pagemask = read_c0_pagemask();
  61. entryhi = read_c0_entryhi();
  62. entrylo0 = read_c0_entrylo0();
  63. entrylo1 = read_c0_entrylo1();
  64. /* Unused entries have a virtual address of CKSEG0. */
  65. if ((entryhi & ~0x1ffffUL) != CKSEG0
  66. && (entryhi & 0xff) == asid) {
  67. #ifdef CONFIG_32BIT
  68. int width = 8;
  69. #else
  70. int width = 11;
  71. #endif
  72. /*
  73. * Only print entries in use
  74. */
  75. printk("Index: %2d pgmask=%s ", i, msk2str(pagemask));
  76. c0 = (entrylo0 >> 3) & 7;
  77. c1 = (entrylo1 >> 3) & 7;
  78. printk("va=%0*lx asid=%02lx\n",
  79. width, (entryhi & ~0x1fffUL),
  80. ASID_MASK(entryhi));
  81. printk("\t[pa=%0*llx c=%d d=%d v=%d g=%d] ",
  82. width,
  83. (entrylo0 << 6) & PAGE_MASK, c0,
  84. (entrylo0 & 4) ? 1 : 0,
  85. (entrylo0 & 2) ? 1 : 0,
  86. (entrylo0 & 1) ? 1 : 0);
  87. printk("[pa=%0*llx c=%d d=%d v=%d g=%d]\n",
  88. width,
  89. (entrylo1 << 6) & PAGE_MASK, c1,
  90. (entrylo1 & 4) ? 1 : 0,
  91. (entrylo1 & 2) ? 1 : 0,
  92. (entrylo1 & 1) ? 1 : 0);
  93. }
  94. }
  95. printk("\n");
  96. write_c0_entryhi(s_entryhi);
  97. write_c0_index(s_index);
  98. write_c0_pagemask(s_pagemask);
  99. }
  100. void dump_tlb_all(void)
  101. {
  102. dump_tlb(0, current_cpu_data.tlbsize - 1);
  103. }