tegra30-beaver.dts 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394
  1. /dts-v1/;
  2. /include/ "tegra30.dtsi"
  3. / {
  4. model = "NVIDIA Tegra30 Beaver evaluation board";
  5. compatible = "nvidia,beaver", "nvidia,tegra30";
  6. memory {
  7. reg = <0x80000000 0x80000000>;
  8. };
  9. pinmux {
  10. pinctrl-names = "default";
  11. pinctrl-0 = <&state_default>;
  12. state_default: pinmux {
  13. sdmmc1_clk_pz0 {
  14. nvidia,pins = "sdmmc1_clk_pz0";
  15. nvidia,function = "sdmmc1";
  16. nvidia,pull = <0>;
  17. nvidia,tristate = <0>;
  18. };
  19. sdmmc1_cmd_pz1 {
  20. nvidia,pins = "sdmmc1_cmd_pz1",
  21. "sdmmc1_dat0_py7",
  22. "sdmmc1_dat1_py6",
  23. "sdmmc1_dat2_py5",
  24. "sdmmc1_dat3_py4";
  25. nvidia,function = "sdmmc1";
  26. nvidia,pull = <2>;
  27. nvidia,tristate = <0>;
  28. };
  29. sdmmc3_clk_pa6 {
  30. nvidia,pins = "sdmmc3_clk_pa6";
  31. nvidia,function = "sdmmc3";
  32. nvidia,pull = <0>;
  33. nvidia,tristate = <0>;
  34. };
  35. sdmmc3_cmd_pa7 {
  36. nvidia,pins = "sdmmc3_cmd_pa7",
  37. "sdmmc3_dat0_pb7",
  38. "sdmmc3_dat1_pb6",
  39. "sdmmc3_dat2_pb5",
  40. "sdmmc3_dat3_pb4";
  41. nvidia,function = "sdmmc3";
  42. nvidia,pull = <2>;
  43. nvidia,tristate = <0>;
  44. };
  45. sdmmc4_clk_pcc4 {
  46. nvidia,pins = "sdmmc4_clk_pcc4",
  47. "sdmmc4_rst_n_pcc3";
  48. nvidia,function = "sdmmc4";
  49. nvidia,pull = <0>;
  50. nvidia,tristate = <0>;
  51. };
  52. sdmmc4_dat0_paa0 {
  53. nvidia,pins = "sdmmc4_dat0_paa0",
  54. "sdmmc4_dat1_paa1",
  55. "sdmmc4_dat2_paa2",
  56. "sdmmc4_dat3_paa3",
  57. "sdmmc4_dat4_paa4",
  58. "sdmmc4_dat5_paa5",
  59. "sdmmc4_dat6_paa6",
  60. "sdmmc4_dat7_paa7";
  61. nvidia,function = "sdmmc4";
  62. nvidia,pull = <2>;
  63. nvidia,tristate = <0>;
  64. };
  65. dap2_fs_pa2 {
  66. nvidia,pins = "dap2_fs_pa2",
  67. "dap2_sclk_pa3",
  68. "dap2_din_pa4",
  69. "dap2_dout_pa5";
  70. nvidia,function = "i2s1";
  71. nvidia,pull = <0>;
  72. nvidia,tristate = <0>;
  73. };
  74. sdio3 {
  75. nvidia,pins = "drive_sdio3";
  76. nvidia,high-speed-mode = <0>;
  77. nvidia,schmitt = <0>;
  78. nvidia,pull-down-strength = <46>;
  79. nvidia,pull-up-strength = <42>;
  80. nvidia,slew-rate-rising = <1>;
  81. nvidia,slew-rate-falling = <1>;
  82. };
  83. };
  84. };
  85. serial@70006000 {
  86. status = "okay";
  87. };
  88. i2c@7000c000 {
  89. status = "okay";
  90. clock-frequency = <100000>;
  91. };
  92. i2c@7000c400 {
  93. status = "okay";
  94. clock-frequency = <100000>;
  95. };
  96. i2c@7000c500 {
  97. status = "okay";
  98. clock-frequency = <100000>;
  99. };
  100. i2c@7000c700 {
  101. status = "okay";
  102. clock-frequency = <100000>;
  103. };
  104. i2c@7000d000 {
  105. status = "okay";
  106. clock-frequency = <100000>;
  107. tps62361 {
  108. compatible = "ti,tps62361";
  109. reg = <0x60>;
  110. regulator-name = "tps62361-vout";
  111. regulator-min-microvolt = <500000>;
  112. regulator-max-microvolt = <1500000>;
  113. regulator-boot-on;
  114. regulator-always-on;
  115. ti,vsel0-state-high;
  116. ti,vsel1-state-high;
  117. };
  118. pmic: tps65911@2d {
  119. compatible = "ti,tps65911";
  120. reg = <0x2d>;
  121. interrupts = <0 86 0x4>;
  122. #interrupt-cells = <2>;
  123. interrupt-controller;
  124. ti,system-power-controller;
  125. #gpio-cells = <2>;
  126. gpio-controller;
  127. vcc1-supply = <&vdd_5v_in_reg>;
  128. vcc2-supply = <&vdd_5v_in_reg>;
  129. vcc3-supply = <&vio_reg>;
  130. vcc4-supply = <&vdd_5v_in_reg>;
  131. vcc5-supply = <&vdd_5v_in_reg>;
  132. vcc6-supply = <&vdd2_reg>;
  133. vcc7-supply = <&vdd_5v_in_reg>;
  134. vccio-supply = <&vdd_5v_in_reg>;
  135. regulators {
  136. #address-cells = <1>;
  137. #size-cells = <0>;
  138. vdd1_reg: vdd1 {
  139. regulator-name = "vddio_ddr_1v2";
  140. regulator-min-microvolt = <1200000>;
  141. regulator-max-microvolt = <1200000>;
  142. regulator-always-on;
  143. };
  144. vdd2_reg: vdd2 {
  145. regulator-name = "vdd_1v5_gen";
  146. regulator-min-microvolt = <1500000>;
  147. regulator-max-microvolt = <1500000>;
  148. regulator-always-on;
  149. };
  150. vddctrl_reg: vddctrl {
  151. regulator-name = "vdd_cpu,vdd_sys";
  152. regulator-min-microvolt = <1000000>;
  153. regulator-max-microvolt = <1000000>;
  154. regulator-always-on;
  155. };
  156. vio_reg: vio {
  157. regulator-name = "vdd_1v8_gen";
  158. regulator-min-microvolt = <1800000>;
  159. regulator-max-microvolt = <1800000>;
  160. regulator-always-on;
  161. };
  162. ldo1_reg: ldo1 {
  163. regulator-name = "vdd_pexa,vdd_pexb";
  164. regulator-min-microvolt = <1050000>;
  165. regulator-max-microvolt = <1050000>;
  166. };
  167. ldo2_reg: ldo2 {
  168. regulator-name = "vdd_sata,avdd_plle";
  169. regulator-min-microvolt = <1050000>;
  170. regulator-max-microvolt = <1050000>;
  171. };
  172. /* LDO3 is not connected to anything */
  173. ldo4_reg: ldo4 {
  174. regulator-name = "vdd_rtc";
  175. regulator-min-microvolt = <1200000>;
  176. regulator-max-microvolt = <1200000>;
  177. regulator-always-on;
  178. };
  179. ldo5_reg: ldo5 {
  180. regulator-name = "vddio_sdmmc,avdd_vdac";
  181. regulator-min-microvolt = <3300000>;
  182. regulator-max-microvolt = <3300000>;
  183. regulator-always-on;
  184. };
  185. ldo6_reg: ldo6 {
  186. regulator-name = "avdd_dsi_csi,pwrdet_mipi";
  187. regulator-min-microvolt = <1200000>;
  188. regulator-max-microvolt = <1200000>;
  189. };
  190. ldo7_reg: ldo7 {
  191. regulator-name = "vdd_pllm,x,u,a_p_c_s";
  192. regulator-min-microvolt = <1200000>;
  193. regulator-max-microvolt = <1200000>;
  194. regulator-always-on;
  195. };
  196. ldo8_reg: ldo8 {
  197. regulator-name = "vdd_ddr_hs";
  198. regulator-min-microvolt = <1000000>;
  199. regulator-max-microvolt = <1000000>;
  200. regulator-always-on;
  201. };
  202. };
  203. };
  204. };
  205. spi@7000da00 {
  206. status = "okay";
  207. spi-max-frequency = <25000000>;
  208. spi-flash@1 {
  209. compatible = "winbond,w25q32";
  210. reg = <1>;
  211. spi-max-frequency = <20000000>;
  212. };
  213. };
  214. ahub {
  215. i2s@70080400 {
  216. status = "okay";
  217. };
  218. };
  219. pmc {
  220. status = "okay";
  221. nvidia,invert-interrupt;
  222. nvidia,suspend-mode = <2>;
  223. nvidia,cpu-pwr-good-time = <2000>;
  224. nvidia,cpu-pwr-off-time = <200>;
  225. nvidia,core-pwr-good-time = <3845 3845>;
  226. nvidia,core-pwr-off-time = <0>;
  227. nvidia,core-power-req-active-high;
  228. nvidia,sys-clock-req-active-high;
  229. };
  230. sdhci@78000000 {
  231. status = "okay";
  232. cd-gpios = <&gpio 69 1>; /* gpio PI5 */
  233. wp-gpios = <&gpio 155 0>; /* gpio PT3 */
  234. power-gpios = <&gpio 31 0>; /* gpio PD7 */
  235. bus-width = <4>;
  236. };
  237. sdhci@78000600 {
  238. status = "okay";
  239. bus-width = <8>;
  240. non-removable;
  241. };
  242. clocks {
  243. compatible = "simple-bus";
  244. #address-cells = <1>;
  245. #size-cells = <0>;
  246. clk32k_in: clock {
  247. compatible = "fixed-clock";
  248. reg=<0>;
  249. #clock-cells = <0>;
  250. clock-frequency = <32768>;
  251. };
  252. };
  253. regulators {
  254. compatible = "simple-bus";
  255. #address-cells = <1>;
  256. #size-cells = <0>;
  257. vdd_5v_in_reg: regulator@0 {
  258. compatible = "regulator-fixed";
  259. reg = <0>;
  260. regulator-name = "vdd_5v_in";
  261. regulator-min-microvolt = <5000000>;
  262. regulator-max-microvolt = <5000000>;
  263. regulator-always-on;
  264. };
  265. chargepump_5v_reg: regulator@1 {
  266. compatible = "regulator-fixed";
  267. reg = <1>;
  268. regulator-name = "chargepump_5v";
  269. regulator-min-microvolt = <5000000>;
  270. regulator-max-microvolt = <5000000>;
  271. regulator-boot-on;
  272. regulator-always-on;
  273. enable-active-high;
  274. gpio = <&pmic 0 0>; /* PMIC TPS65911 GPIO0 */
  275. };
  276. ddr_reg: regulator@2 {
  277. compatible = "regulator-fixed";
  278. reg = <2>;
  279. regulator-name = "vdd_ddr";
  280. regulator-min-microvolt = <1500000>;
  281. regulator-max-microvolt = <1500000>;
  282. regulator-always-on;
  283. regulator-boot-on;
  284. enable-active-high;
  285. gpio = <&pmic 7 0>; /* PMIC TPS65911 GPIO7 */
  286. vin-supply = <&vdd_5v_in_reg>;
  287. };
  288. vdd_5v_sata_reg: regulator@3 {
  289. compatible = "regulator-fixed";
  290. reg = <3>;
  291. regulator-name = "vdd_5v_sata";
  292. regulator-min-microvolt = <5000000>;
  293. regulator-max-microvolt = <5000000>;
  294. regulator-always-on;
  295. regulator-boot-on;
  296. enable-active-high;
  297. gpio = <&gpio 30 0>; /* gpio PD6 */
  298. vin-supply = <&vdd_5v_in_reg>;
  299. };
  300. usb1_vbus_reg: regulator@4 {
  301. compatible = "regulator-fixed";
  302. reg = <4>;
  303. regulator-name = "usb1_vbus";
  304. regulator-min-microvolt = <5000000>;
  305. regulator-max-microvolt = <5000000>;
  306. enable-active-high;
  307. gpio = <&gpio 68 0>; /* GPIO PI4 */
  308. gpio-open-drain;
  309. vin-supply = <&vdd_5v_in_reg>;
  310. };
  311. usb3_vbus_reg: regulator@5 {
  312. compatible = "regulator-fixed";
  313. reg = <5>;
  314. regulator-name = "usb3_vbus";
  315. regulator-min-microvolt = <5000000>;
  316. regulator-max-microvolt = <5000000>;
  317. enable-active-high;
  318. gpio = <&gpio 63 0>; /* GPIO PH7 */
  319. gpio-open-drain;
  320. vin-supply = <&vdd_5v_in_reg>;
  321. };
  322. sys_3v3_reg: regulator@6 {
  323. compatible = "regulator-fixed";
  324. reg = <6>;
  325. regulator-name = "sys_3v3,vdd_3v3_alw";
  326. regulator-min-microvolt = <3300000>;
  327. regulator-max-microvolt = <3300000>;
  328. regulator-always-on;
  329. regulator-boot-on;
  330. enable-active-high;
  331. gpio = <&pmic 6 0>; /* PMIC TPS65911 GPIO6 */
  332. vin-supply = <&vdd_5v_in_reg>;
  333. };
  334. sys_3v3_pexs_reg: regulator@7 {
  335. compatible = "regulator-fixed";
  336. reg = <7>;
  337. regulator-name = "sys_3v3_pexs";
  338. regulator-min-microvolt = <3300000>;
  339. regulator-max-microvolt = <3300000>;
  340. regulator-always-on;
  341. regulator-boot-on;
  342. enable-active-high;
  343. gpio = <&gpio 95 0>; /* gpio PL7 */
  344. vin-supply = <&sys_3v3_reg>;
  345. };
  346. };
  347. };