socfpga_cyclone5.dts 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /*
  2. * Copyright (C) 2012 Altera Corporation <www.altera.com>
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. /dts-v1/;
  18. /include/ "socfpga.dtsi"
  19. / {
  20. model = "Altera SOCFPGA Cyclone V";
  21. compatible = "altr,socfpga-cyclone5", "altr,socfpga";
  22. chosen {
  23. bootargs = "console=ttyS0,57600";
  24. };
  25. memory {
  26. name = "memory";
  27. device_type = "memory";
  28. reg = <0x0 0x40000000>; /* 1GB */
  29. };
  30. soc {
  31. clkmgr@ffd04000 {
  32. clocks {
  33. osc1 {
  34. clock-frequency = <25000000>;
  35. };
  36. };
  37. };
  38. timer0@ffc08000 {
  39. clock-frequency = <100000000>;
  40. };
  41. timer1@ffc09000 {
  42. clock-frequency = <100000000>;
  43. };
  44. timer2@ffd00000 {
  45. clock-frequency = <25000000>;
  46. };
  47. timer3@ffd01000 {
  48. clock-frequency = <25000000>;
  49. };
  50. serial0@ffc02000 {
  51. clock-frequency = <100000000>;
  52. };
  53. serial1@ffc03000 {
  54. clock-frequency = <100000000>;
  55. };
  56. sysmgr@ffd08000 {
  57. cpu1-start-addr = <0xffd080c4>;
  58. };
  59. };
  60. };