r8a73a4.dtsi 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. /*
  2. * Device Tree Source for the r8a73a4 SoC
  3. *
  4. * Copyright (C) 2013 Renesas Solutions Corp.
  5. * Copyright (C) 2013 Magnus Damm
  6. *
  7. * This file is licensed under the terms of the GNU General Public License
  8. * version 2. This program is licensed "as is" without any warranty of any
  9. * kind, whether express or implied.
  10. */
  11. / {
  12. compatible = "renesas,r8a73a4";
  13. interrupt-parent = <&gic>;
  14. #address-cells = <2>;
  15. #size-cells = <2>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. cpu0: cpu@0 {
  20. device_type = "cpu";
  21. compatible = "arm,cortex-a15";
  22. reg = <0>;
  23. clock-frequency = <1500000000>;
  24. };
  25. };
  26. gic: interrupt-controller@f1001000 {
  27. compatible = "arm,cortex-a15-gic";
  28. #interrupt-cells = <3>;
  29. #address-cells = <0>;
  30. interrupt-controller;
  31. reg = <0 0xf1001000 0 0x1000>,
  32. <0 0xf1002000 0 0x1000>,
  33. <0 0xf1004000 0 0x2000>,
  34. <0 0xf1006000 0 0x2000>;
  35. interrupts = <1 9 0xf04>;
  36. gic-cpuif@4 {
  37. compatible = "arm,gic-cpuif";
  38. cpuif-id = <4>;
  39. cpu = <&cpu0>;
  40. };
  41. };
  42. timer {
  43. compatible = "arm,armv7-timer";
  44. interrupts = <1 13 0xf08>,
  45. <1 14 0xf08>,
  46. <1 11 0xf08>,
  47. <1 10 0xf08>;
  48. };
  49. irqc0: interrupt-controller@e61c0000 {
  50. compatible = "renesas,irqc";
  51. #interrupt-cells = <2>;
  52. interrupt-controller;
  53. reg = <0 0xe61c0000 0 0x200>;
  54. interrupt-parent = <&gic>;
  55. interrupts = <0 0 4>, <0 1 4>, <0 2 4>, <0 3 4>,
  56. <0 4 4>, <0 5 4>, <0 6 4>, <0 7 4>,
  57. <0 8 4>, <0 9 4>, <0 10 4>, <0 11 4>,
  58. <0 12 4>, <0 13 4>, <0 14 4>, <0 15 4>,
  59. <0 16 4>, <0 17 4>, <0 18 4>, <0 19 4>,
  60. <0 20 4>, <0 21 4>, <0 22 4>, <0 23 4>,
  61. <0 24 4>, <0 25 4>, <0 26 4>, <0 27 4>,
  62. <0 28 4>, <0 29 4>, <0 30 4>, <0 31 4>;
  63. };
  64. irqc1: interrupt-controller@e61c0200 {
  65. compatible = "renesas,irqc";
  66. #interrupt-cells = <2>;
  67. interrupt-controller;
  68. reg = <0 0xe61c0200 0 0x200>;
  69. interrupt-parent = <&gic>;
  70. interrupts = <0 32 4>, <0 33 4>, <0 34 4>, <0 35 4>,
  71. <0 36 4>, <0 37 4>, <0 38 4>, <0 39 4>,
  72. <0 40 4>, <0 41 4>, <0 42 4>, <0 43 4>,
  73. <0 44 4>, <0 45 4>, <0 46 4>, <0 47 4>,
  74. <0 48 4>, <0 49 4>, <0 50 4>, <0 51 4>,
  75. <0 52 4>, <0 53 4>, <0 54 4>, <0 55 4>,
  76. <0 56 4>, <0 57 4>;
  77. };
  78. thermal@e61f0000 {
  79. compatible = "renesas,rcar-thermal";
  80. reg = <0 0xe61f0000 0 0x14>, <0 0xe61f0100 0 0x38>,
  81. <0 0xe61f0200 0 0x38>, <0 0xe61f0300 0 0x38>;
  82. interrupt-parent = <&gic>;
  83. interrupts = <0 69 4>;
  84. };
  85. };