omap2430.dtsi 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. /*
  2. * Device Tree Source for OMAP243x SoC
  3. *
  4. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. /include/ "omap2.dtsi"
  11. / {
  12. compatible = "ti,omap2430", "ti,omap2";
  13. ocp {
  14. counter32k: counter@49020000 {
  15. compatible = "ti,omap-counter32k";
  16. reg = <0x49020000 0x20>;
  17. ti,hwmods = "counter_32k";
  18. };
  19. omap2430_pmx: pinmux@49002030 {
  20. compatible = "ti,omap2430-padconf", "pinctrl-single";
  21. reg = <0x49002030 0x0154>;
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. pinctrl-single,register-width = <8>;
  25. pinctrl-single,function-mask = <0x3f>;
  26. };
  27. gpio1: gpio@4900c000 {
  28. compatible = "ti,omap2-gpio";
  29. reg = <0x4900c000 0x200>;
  30. interrupts = <29>;
  31. ti,hwmods = "gpio1";
  32. ti,gpio-always-on;
  33. #gpio-cells = <2>;
  34. gpio-controller;
  35. #interrupt-cells = <2>;
  36. interrupt-controller;
  37. };
  38. gpio2: gpio@4900e000 {
  39. compatible = "ti,omap2-gpio";
  40. reg = <0x4900e000 0x200>;
  41. interrupts = <30>;
  42. ti,hwmods = "gpio2";
  43. ti,gpio-always-on;
  44. #gpio-cells = <2>;
  45. gpio-controller;
  46. #interrupt-cells = <2>;
  47. interrupt-controller;
  48. };
  49. gpio3: gpio@49010000 {
  50. compatible = "ti,omap2-gpio";
  51. reg = <0x49010000 0x200>;
  52. interrupts = <31>;
  53. ti,hwmods = "gpio3";
  54. ti,gpio-always-on;
  55. #gpio-cells = <2>;
  56. gpio-controller;
  57. #interrupt-cells = <2>;
  58. interrupt-controller;
  59. };
  60. gpio4: gpio@49012000 {
  61. compatible = "ti,omap2-gpio";
  62. reg = <0x49012000 0x200>;
  63. interrupts = <32>;
  64. ti,hwmods = "gpio4";
  65. ti,gpio-always-on;
  66. #gpio-cells = <2>;
  67. gpio-controller;
  68. #interrupt-cells = <2>;
  69. interrupt-controller;
  70. };
  71. gpio5: gpio@480b6000 {
  72. compatible = "ti,omap2-gpio";
  73. reg = <0x480b6000 0x200>;
  74. interrupts = <33>;
  75. ti,hwmods = "gpio5";
  76. #gpio-cells = <2>;
  77. gpio-controller;
  78. #interrupt-cells = <2>;
  79. interrupt-controller;
  80. };
  81. gpmc: gpmc@6e000000 {
  82. compatible = "ti,omap2430-gpmc";
  83. reg = <0x6e000000 0x1000>;
  84. #address-cells = <2>;
  85. #size-cells = <1>;
  86. interrupts = <20>;
  87. gpmc,num-cs = <8>;
  88. gpmc,num-waitpins = <4>;
  89. ti,hwmods = "gpmc";
  90. };
  91. mcbsp1: mcbsp@48074000 {
  92. compatible = "ti,omap2430-mcbsp";
  93. reg = <0x48074000 0xff>;
  94. reg-names = "mpu";
  95. interrupts = <64>, /* OCP compliant interrupt */
  96. <59>, /* TX interrupt */
  97. <60>, /* RX interrupt */
  98. <61>; /* RX overflow interrupt */
  99. interrupt-names = "common", "tx", "rx", "rx_overflow";
  100. ti,buffer-size = <128>;
  101. ti,hwmods = "mcbsp1";
  102. dmas = <&sdma 31>,
  103. <&sdma 32>;
  104. dma-names = "tx", "rx";
  105. };
  106. mcbsp2: mcbsp@48076000 {
  107. compatible = "ti,omap2430-mcbsp";
  108. reg = <0x48076000 0xff>;
  109. reg-names = "mpu";
  110. interrupts = <16>, /* OCP compliant interrupt */
  111. <62>, /* TX interrupt */
  112. <63>; /* RX interrupt */
  113. interrupt-names = "common", "tx", "rx";
  114. ti,buffer-size = <128>;
  115. ti,hwmods = "mcbsp2";
  116. dmas = <&sdma 33>,
  117. <&sdma 34>;
  118. dma-names = "tx", "rx";
  119. };
  120. mcbsp3: mcbsp@4808c000 {
  121. compatible = "ti,omap2430-mcbsp";
  122. reg = <0x4808c000 0xff>;
  123. reg-names = "mpu";
  124. interrupts = <17>, /* OCP compliant interrupt */
  125. <89>, /* TX interrupt */
  126. <90>; /* RX interrupt */
  127. interrupt-names = "common", "tx", "rx";
  128. ti,buffer-size = <128>;
  129. ti,hwmods = "mcbsp3";
  130. dmas = <&sdma 17>,
  131. <&sdma 18>;
  132. dma-names = "tx", "rx";
  133. };
  134. mcbsp4: mcbsp@4808e000 {
  135. compatible = "ti,omap2430-mcbsp";
  136. reg = <0x4808e000 0xff>;
  137. reg-names = "mpu";
  138. interrupts = <18>, /* OCP compliant interrupt */
  139. <54>, /* TX interrupt */
  140. <55>; /* RX interrupt */
  141. interrupt-names = "common", "tx", "rx";
  142. ti,buffer-size = <128>;
  143. ti,hwmods = "mcbsp4";
  144. dmas = <&sdma 19>,
  145. <&sdma 20>;
  146. dma-names = "tx", "rx";
  147. };
  148. mcbsp5: mcbsp@48096000 {
  149. compatible = "ti,omap2430-mcbsp";
  150. reg = <0x48096000 0xff>;
  151. reg-names = "mpu";
  152. interrupts = <19>, /* OCP compliant interrupt */
  153. <81>, /* TX interrupt */
  154. <82>; /* RX interrupt */
  155. interrupt-names = "common", "tx", "rx";
  156. ti,buffer-size = <128>;
  157. ti,hwmods = "mcbsp5";
  158. dmas = <&sdma 21>,
  159. <&sdma 22>;
  160. dma-names = "tx", "rx";
  161. };
  162. timer1: timer@49018000 {
  163. compatible = "ti,omap2420-timer";
  164. reg = <0x49018000 0x400>;
  165. interrupts = <37>;
  166. ti,hwmods = "timer1";
  167. ti,timer-alwon;
  168. };
  169. };
  170. };