exynos5250-smdk5250.dts 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. /*
  2. * SAMSUNG SMDK5250 board device tree source
  3. *
  4. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. /dts-v1/;
  12. /include/ "exynos5250.dtsi"
  13. / {
  14. model = "SAMSUNG SMDK5250 board based on EXYNOS5250";
  15. compatible = "samsung,smdk5250", "samsung,exynos5250";
  16. aliases {
  17. };
  18. memory {
  19. reg = <0x40000000 0x80000000>;
  20. };
  21. chosen {
  22. bootargs = "root=/dev/ram0 rw ramdisk=8192 initrd=0x41000000,8M console=ttySAC2,115200 init=/linuxrc";
  23. };
  24. i2c@12C60000 {
  25. samsung,i2c-sda-delay = <100>;
  26. samsung,i2c-max-bus-freq = <20000>;
  27. eeprom@50 {
  28. compatible = "samsung,s524ad0xd1";
  29. reg = <0x50>;
  30. };
  31. };
  32. i2c@12C70000 {
  33. samsung,i2c-sda-delay = <100>;
  34. samsung,i2c-max-bus-freq = <20000>;
  35. eeprom@51 {
  36. compatible = "samsung,s524ad0xd1";
  37. reg = <0x51>;
  38. };
  39. wm8994: wm8994@1a {
  40. compatible = "wlf,wm8994";
  41. reg = <0x1a>;
  42. };
  43. };
  44. i2c@121D0000 {
  45. samsung,i2c-sda-delay = <100>;
  46. samsung,i2c-max-bus-freq = <40000>;
  47. samsung,i2c-slave-addr = <0x38>;
  48. sata-phy {
  49. compatible = "samsung,sata-phy";
  50. reg = <0x38>;
  51. };
  52. };
  53. sata@122F0000 {
  54. samsung,sata-freq = <66>;
  55. };
  56. i2c@12C80000 {
  57. samsung,i2c-sda-delay = <100>;
  58. samsung,i2c-max-bus-freq = <66000>;
  59. hdmiddc@50 {
  60. compatible = "samsung,exynos5-hdmiddc";
  61. reg = <0x50>;
  62. };
  63. };
  64. i2c@12C90000 {
  65. status = "disabled";
  66. };
  67. i2c@12CA0000 {
  68. status = "disabled";
  69. };
  70. i2c@12CB0000 {
  71. status = "disabled";
  72. };
  73. i2c@12CC0000 {
  74. status = "disabled";
  75. };
  76. i2c@12CD0000 {
  77. status = "disabled";
  78. };
  79. i2c@12CE0000 {
  80. samsung,i2c-sda-delay = <100>;
  81. samsung,i2c-max-bus-freq = <66000>;
  82. hdmiphy@38 {
  83. compatible = "samsung,exynos5-hdmiphy";
  84. reg = <0x38>;
  85. };
  86. };
  87. dwmmc0@12200000 {
  88. num-slots = <1>;
  89. supports-highspeed;
  90. broken-cd;
  91. fifo-depth = <0x80>;
  92. card-detect-delay = <200>;
  93. samsung,dw-mshc-ciu-div = <3>;
  94. samsung,dw-mshc-sdr-timing = <2 3>;
  95. samsung,dw-mshc-ddr-timing = <1 2>;
  96. pinctrl-names = "default";
  97. pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus4 &sd0_bus8>;
  98. slot@0 {
  99. reg = <0>;
  100. bus-width = <8>;
  101. };
  102. };
  103. dwmmc1@12210000 {
  104. status = "disabled";
  105. };
  106. dwmmc2@12220000 {
  107. num-slots = <1>;
  108. supports-highspeed;
  109. fifo-depth = <0x80>;
  110. card-detect-delay = <200>;
  111. samsung,dw-mshc-ciu-div = <3>;
  112. samsung,dw-mshc-sdr-timing = <2 3>;
  113. samsung,dw-mshc-ddr-timing = <1 2>;
  114. pinctrl-names = "default";
  115. pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus4>;
  116. slot@0 {
  117. reg = <0>;
  118. bus-width = <4>;
  119. disable-wp;
  120. };
  121. };
  122. dwmmc3@12230000 {
  123. status = "disabled";
  124. };
  125. spi_0: spi@12d20000 {
  126. status = "disabled";
  127. };
  128. spi_1: spi@12d30000 {
  129. w25q80bw@0 {
  130. #address-cells = <1>;
  131. #size-cells = <1>;
  132. compatible = "w25x80";
  133. reg = <0>;
  134. spi-max-frequency = <1000000>;
  135. controller-data {
  136. cs-gpio = <&gpa2 5 0>;
  137. samsung,spi-feedback-delay = <0>;
  138. };
  139. partition@0 {
  140. label = "U-Boot";
  141. reg = <0x0 0x40000>;
  142. read-only;
  143. };
  144. partition@40000 {
  145. label = "Kernel";
  146. reg = <0x40000 0xc0000>;
  147. };
  148. };
  149. };
  150. spi_2: spi@12d40000 {
  151. status = "disabled";
  152. };
  153. hdmi {
  154. hpd-gpio = <&gpx3 7 0>;
  155. };
  156. codec@11000000 {
  157. samsung,mfc-r = <0x43000000 0x800000>;
  158. samsung,mfc-l = <0x51000000 0x800000>;
  159. };
  160. i2s0: i2s@03830000 {
  161. status = "okay";
  162. };
  163. i2s1: i2s@12D60000 {
  164. status = "disabled";
  165. };
  166. i2s2: i2s@12D70000 {
  167. status = "disabled";
  168. };
  169. sound {
  170. compatible = "samsung,smdk-wm8994";
  171. samsung,i2s-controller = <&i2s0>;
  172. samsung,audio-codec = <&wm8994>;
  173. };
  174. usb@12110000 {
  175. samsung,vbus-gpio = <&gpx2 6 0>;
  176. };
  177. dp-controller {
  178. samsung,color-space = <0>;
  179. samsung,dynamic-range = <0>;
  180. samsung,ycbcr-coeff = <0>;
  181. samsung,color-depth = <1>;
  182. samsung,link-rate = <0x0a>;
  183. samsung,lane-count = <4>;
  184. };
  185. display-timings {
  186. native-mode = <&timing0>;
  187. timing0: timing@0 {
  188. /* 1280x800 */
  189. clock-frequency = <50000>;
  190. hactive = <1280>;
  191. vactive = <800>;
  192. hfront-porch = <4>;
  193. hback-porch = <4>;
  194. hsync-len = <4>;
  195. vback-porch = <4>;
  196. vfront-porch = <4>;
  197. vsync-len = <4>;
  198. };
  199. };
  200. fixed-rate-clocks {
  201. xxti {
  202. compatible = "samsung,clock-xxti";
  203. clock-frequency = <24000000>;
  204. };
  205. };
  206. };