cx23885-dvb.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848
  1. /*
  2. * Driver for the Conexant CX23885 PCIe bridge
  3. *
  4. * Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  20. */
  21. #include <linux/module.h>
  22. #include <linux/init.h>
  23. #include <linux/device.h>
  24. #include <linux/fs.h>
  25. #include <linux/kthread.h>
  26. #include <linux/file.h>
  27. #include <linux/suspend.h>
  28. #include "cx23885.h"
  29. #include <media/v4l2-common.h>
  30. #include "dvb_ca_en50221.h"
  31. #include "s5h1409.h"
  32. #include "s5h1411.h"
  33. #include "mt2131.h"
  34. #include "tda8290.h"
  35. #include "tda18271.h"
  36. #include "lgdt330x.h"
  37. #include "xc5000.h"
  38. #include "tda10048.h"
  39. #include "tuner-xc2028.h"
  40. #include "tuner-simple.h"
  41. #include "dib7000p.h"
  42. #include "dibx000_common.h"
  43. #include "zl10353.h"
  44. #include "stv0900.h"
  45. #include "stv6110.h"
  46. #include "lnbh24.h"
  47. #include "cx24116.h"
  48. #include "cimax2.h"
  49. #include "netup-eeprom.h"
  50. #include "netup-init.h"
  51. #include "lgdt3305.h"
  52. static unsigned int debug;
  53. #define dprintk(level, fmt, arg...)\
  54. do { if (debug >= level)\
  55. printk(KERN_DEBUG "%s/0: " fmt, dev->name, ## arg);\
  56. } while (0)
  57. /* ------------------------------------------------------------------ */
  58. static unsigned int alt_tuner;
  59. module_param(alt_tuner, int, 0644);
  60. MODULE_PARM_DESC(alt_tuner, "Enable alternate tuner configuration");
  61. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  62. /* ------------------------------------------------------------------ */
  63. static int dvb_buf_setup(struct videobuf_queue *q,
  64. unsigned int *count, unsigned int *size)
  65. {
  66. struct cx23885_tsport *port = q->priv_data;
  67. port->ts_packet_size = 188 * 4;
  68. port->ts_packet_count = 32;
  69. *size = port->ts_packet_size * port->ts_packet_count;
  70. *count = 32;
  71. return 0;
  72. }
  73. static int dvb_buf_prepare(struct videobuf_queue *q,
  74. struct videobuf_buffer *vb, enum v4l2_field field)
  75. {
  76. struct cx23885_tsport *port = q->priv_data;
  77. return cx23885_buf_prepare(q, port, (struct cx23885_buffer *)vb, field);
  78. }
  79. static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
  80. {
  81. struct cx23885_tsport *port = q->priv_data;
  82. cx23885_buf_queue(port, (struct cx23885_buffer *)vb);
  83. }
  84. static void dvb_buf_release(struct videobuf_queue *q,
  85. struct videobuf_buffer *vb)
  86. {
  87. cx23885_free_buffer(q, (struct cx23885_buffer *)vb);
  88. }
  89. static struct videobuf_queue_ops dvb_qops = {
  90. .buf_setup = dvb_buf_setup,
  91. .buf_prepare = dvb_buf_prepare,
  92. .buf_queue = dvb_buf_queue,
  93. .buf_release = dvb_buf_release,
  94. };
  95. static struct s5h1409_config hauppauge_generic_config = {
  96. .demod_address = 0x32 >> 1,
  97. .output_mode = S5H1409_SERIAL_OUTPUT,
  98. .gpio = S5H1409_GPIO_ON,
  99. .qam_if = 44000,
  100. .inversion = S5H1409_INVERSION_OFF,
  101. .status_mode = S5H1409_DEMODLOCKING,
  102. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  103. };
  104. static struct tda10048_config hauppauge_hvr1200_config = {
  105. .demod_address = 0x10 >> 1,
  106. .output_mode = TDA10048_SERIAL_OUTPUT,
  107. .fwbulkwritelen = TDA10048_BULKWRITE_200,
  108. .inversion = TDA10048_INVERSION_ON,
  109. .if_freq_khz = TDA10048_IF_4300,
  110. .clk_freq_khz = TDA10048_CLK_16000,
  111. };
  112. static struct s5h1409_config hauppauge_ezqam_config = {
  113. .demod_address = 0x32 >> 1,
  114. .output_mode = S5H1409_SERIAL_OUTPUT,
  115. .gpio = S5H1409_GPIO_OFF,
  116. .qam_if = 4000,
  117. .inversion = S5H1409_INVERSION_ON,
  118. .status_mode = S5H1409_DEMODLOCKING,
  119. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  120. };
  121. static struct s5h1409_config hauppauge_hvr1800lp_config = {
  122. .demod_address = 0x32 >> 1,
  123. .output_mode = S5H1409_SERIAL_OUTPUT,
  124. .gpio = S5H1409_GPIO_OFF,
  125. .qam_if = 44000,
  126. .inversion = S5H1409_INVERSION_OFF,
  127. .status_mode = S5H1409_DEMODLOCKING,
  128. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  129. };
  130. static struct s5h1409_config hauppauge_hvr1500_config = {
  131. .demod_address = 0x32 >> 1,
  132. .output_mode = S5H1409_SERIAL_OUTPUT,
  133. .gpio = S5H1409_GPIO_OFF,
  134. .inversion = S5H1409_INVERSION_OFF,
  135. .status_mode = S5H1409_DEMODLOCKING,
  136. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  137. };
  138. static struct mt2131_config hauppauge_generic_tunerconfig = {
  139. 0x61
  140. };
  141. static struct lgdt330x_config fusionhdtv_5_express = {
  142. .demod_address = 0x0e,
  143. .demod_chip = LGDT3303,
  144. .serial_mpeg = 0x40,
  145. };
  146. static struct s5h1409_config hauppauge_hvr1500q_config = {
  147. .demod_address = 0x32 >> 1,
  148. .output_mode = S5H1409_SERIAL_OUTPUT,
  149. .gpio = S5H1409_GPIO_ON,
  150. .qam_if = 44000,
  151. .inversion = S5H1409_INVERSION_OFF,
  152. .status_mode = S5H1409_DEMODLOCKING,
  153. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  154. };
  155. static struct s5h1409_config dvico_s5h1409_config = {
  156. .demod_address = 0x32 >> 1,
  157. .output_mode = S5H1409_SERIAL_OUTPUT,
  158. .gpio = S5H1409_GPIO_ON,
  159. .qam_if = 44000,
  160. .inversion = S5H1409_INVERSION_OFF,
  161. .status_mode = S5H1409_DEMODLOCKING,
  162. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  163. };
  164. static struct s5h1411_config dvico_s5h1411_config = {
  165. .output_mode = S5H1411_SERIAL_OUTPUT,
  166. .gpio = S5H1411_GPIO_ON,
  167. .qam_if = S5H1411_IF_44000,
  168. .vsb_if = S5H1411_IF_44000,
  169. .inversion = S5H1411_INVERSION_OFF,
  170. .status_mode = S5H1411_DEMODLOCKING,
  171. .mpeg_timing = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  172. };
  173. static struct s5h1411_config hcw_s5h1411_config = {
  174. .output_mode = S5H1411_SERIAL_OUTPUT,
  175. .gpio = S5H1411_GPIO_OFF,
  176. .vsb_if = S5H1411_IF_44000,
  177. .qam_if = S5H1411_IF_4000,
  178. .inversion = S5H1411_INVERSION_ON,
  179. .status_mode = S5H1411_DEMODLOCKING,
  180. .mpeg_timing = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  181. };
  182. static struct xc5000_config hauppauge_hvr1500q_tunerconfig = {
  183. .i2c_address = 0x61,
  184. .if_khz = 5380,
  185. };
  186. static struct xc5000_config dvico_xc5000_tunerconfig = {
  187. .i2c_address = 0x64,
  188. .if_khz = 5380,
  189. };
  190. static struct tda829x_config tda829x_no_probe = {
  191. .probe_tuner = TDA829X_DONT_PROBE,
  192. };
  193. static struct tda18271_std_map hauppauge_tda18271_std_map = {
  194. .atsc_6 = { .if_freq = 5380, .agc_mode = 3, .std = 3,
  195. .if_lvl = 6, .rfagc_top = 0x37 },
  196. .qam_6 = { .if_freq = 4000, .agc_mode = 3, .std = 0,
  197. .if_lvl = 6, .rfagc_top = 0x37 },
  198. };
  199. static struct tda18271_config hauppauge_tda18271_config = {
  200. .std_map = &hauppauge_tda18271_std_map,
  201. .gate = TDA18271_GATE_ANALOG,
  202. };
  203. static struct tda18271_config hauppauge_hvr1200_tuner_config = {
  204. .gate = TDA18271_GATE_ANALOG,
  205. };
  206. static struct tda18271_std_map hcw_lgdt3305_tda18271_std_map = {
  207. .atsc_6 = { .if_freq = 3250, .agc_mode = 3, .std = 4,
  208. .if_lvl = 1, .rfagc_top = 0x58 },
  209. .qam_6 = { .if_freq = 4000, .agc_mode = 3, .std = 5,
  210. .if_lvl = 1, .rfagc_top = 0x58 },
  211. };
  212. static struct tda18271_config hcw_lgdt3305_tda18271_config = {
  213. .std_map = &hcw_lgdt3305_tda18271_std_map,
  214. };
  215. static struct lgdt3305_config hcw_lgdt3305_config = {
  216. .i2c_addr = 0x0e,
  217. .mpeg_mode = LGDT3305_MPEG_SERIAL,
  218. .tpclk_edge = LGDT3305_TPCLK_FALLING_EDGE,
  219. .tpvalid_polarity = LGDT3305_TP_VALID_HIGH,
  220. .deny_i2c_rptr = 1,
  221. .spectral_inversion = 1,
  222. .qam_if_khz = 4000,
  223. .vsb_if_khz = 3250,
  224. };
  225. static struct dibx000_agc_config xc3028_agc_config = {
  226. BAND_VHF | BAND_UHF, /* band_caps */
  227. /* P_agc_use_sd_mod1=0, P_agc_use_sd_mod2=0, P_agc_freq_pwm_div=0,
  228. * P_agc_inv_pwm1=0, P_agc_inv_pwm2=0,
  229. * P_agc_inh_dc_rv_est=0, P_agc_time_est=3, P_agc_freeze=0,
  230. * P_agc_nb_est=2, P_agc_write=0
  231. */
  232. (0 << 15) | (0 << 14) | (0 << 11) | (0 << 10) | (0 << 9) | (0 << 8) |
  233. (3 << 5) | (0 << 4) | (2 << 1) | (0 << 0), /* setup */
  234. 712, /* inv_gain */
  235. 21, /* time_stabiliz */
  236. 0, /* alpha_level */
  237. 118, /* thlock */
  238. 0, /* wbd_inv */
  239. 2867, /* wbd_ref */
  240. 0, /* wbd_sel */
  241. 2, /* wbd_alpha */
  242. 0, /* agc1_max */
  243. 0, /* agc1_min */
  244. 39718, /* agc2_max */
  245. 9930, /* agc2_min */
  246. 0, /* agc1_pt1 */
  247. 0, /* agc1_pt2 */
  248. 0, /* agc1_pt3 */
  249. 0, /* agc1_slope1 */
  250. 0, /* agc1_slope2 */
  251. 0, /* agc2_pt1 */
  252. 128, /* agc2_pt2 */
  253. 29, /* agc2_slope1 */
  254. 29, /* agc2_slope2 */
  255. 17, /* alpha_mant */
  256. 27, /* alpha_exp */
  257. 23, /* beta_mant */
  258. 51, /* beta_exp */
  259. 1, /* perform_agc_softsplit */
  260. };
  261. /* PLL Configuration for COFDM BW_MHz = 8.000000
  262. * With external clock = 30.000000 */
  263. static struct dibx000_bandwidth_config xc3028_bw_config = {
  264. 60000, /* internal */
  265. 30000, /* sampling */
  266. 1, /* pll_cfg: prediv */
  267. 8, /* pll_cfg: ratio */
  268. 3, /* pll_cfg: range */
  269. 1, /* pll_cfg: reset */
  270. 0, /* pll_cfg: bypass */
  271. 0, /* misc: refdiv */
  272. 0, /* misc: bypclk_div */
  273. 1, /* misc: IO_CLK_en_core */
  274. 1, /* misc: ADClkSrc */
  275. 0, /* misc: modulo */
  276. (3 << 14) | (1 << 12) | (524 << 0), /* sad_cfg: refsel, sel, freq_15k */
  277. (1 << 25) | 5816102, /* ifreq = 5.200000 MHz */
  278. 20452225, /* timf */
  279. 30000000 /* xtal_hz */
  280. };
  281. static struct dib7000p_config hauppauge_hvr1400_dib7000_config = {
  282. .output_mpeg2_in_188_bytes = 1,
  283. .hostbus_diversity = 1,
  284. .tuner_is_baseband = 0,
  285. .update_lna = NULL,
  286. .agc_config_count = 1,
  287. .agc = &xc3028_agc_config,
  288. .bw = &xc3028_bw_config,
  289. .gpio_dir = DIB7000P_GPIO_DEFAULT_DIRECTIONS,
  290. .gpio_val = DIB7000P_GPIO_DEFAULT_VALUES,
  291. .gpio_pwm_pos = DIB7000P_GPIO_DEFAULT_PWM_POS,
  292. .pwm_freq_div = 0,
  293. .agc_control = NULL,
  294. .spur_protect = 0,
  295. .output_mode = OUTMODE_MPEG2_SERIAL,
  296. };
  297. static struct zl10353_config dvico_fusionhdtv_xc3028 = {
  298. .demod_address = 0x0f,
  299. .if2 = 45600,
  300. .no_tuner = 1,
  301. .disable_i2c_gate_ctrl = 1,
  302. };
  303. static struct stv0900_config netup_stv0900_config = {
  304. .demod_address = 0x68,
  305. .xtal = 27000000,
  306. .clkmode = 3,/* 0-CLKI, 2-XTALI, else AUTO */
  307. .diseqc_mode = 2,/* 2/3 PWM */
  308. .path1_mode = 2,/*Serial continues clock */
  309. .path2_mode = 2,/*Serial continues clock */
  310. .tun1_maddress = 0,/* 0x60 */
  311. .tun2_maddress = 3,/* 0x63 */
  312. .tun1_adc = 1,/* 1 Vpp */
  313. .tun2_adc = 1,/* 1 Vpp */
  314. };
  315. static struct stv6110_config netup_stv6110_tunerconfig_a = {
  316. .i2c_address = 0x60,
  317. .mclk = 27000000,
  318. .iq_wiring = 0,
  319. };
  320. static struct stv6110_config netup_stv6110_tunerconfig_b = {
  321. .i2c_address = 0x63,
  322. .mclk = 27000000,
  323. .iq_wiring = 1,
  324. };
  325. static int tbs_set_voltage(struct dvb_frontend *fe, fe_sec_voltage_t voltage)
  326. {
  327. struct cx23885_tsport *port = fe->dvb->priv;
  328. struct cx23885_dev *dev = port->dev;
  329. if (voltage == SEC_VOLTAGE_18)
  330. cx_write(MC417_RWD, 0x00001e00);/* GPIO-13 high */
  331. else if (voltage == SEC_VOLTAGE_13)
  332. cx_write(MC417_RWD, 0x00001a00);/* GPIO-13 low */
  333. else
  334. cx_write(MC417_RWD, 0x00001800);/* GPIO-12 low */
  335. return 0;
  336. }
  337. static struct cx24116_config tbs_cx24116_config = {
  338. .demod_address = 0x05,
  339. };
  340. static struct cx24116_config tevii_cx24116_config = {
  341. .demod_address = 0x55,
  342. };
  343. static struct cx24116_config dvbworld_cx24116_config = {
  344. .demod_address = 0x05,
  345. };
  346. static int dvb_register(struct cx23885_tsport *port)
  347. {
  348. struct cx23885_dev *dev = port->dev;
  349. struct cx23885_i2c *i2c_bus = NULL;
  350. struct videobuf_dvb_frontend *fe0;
  351. int ret;
  352. /* Get the first frontend */
  353. fe0 = videobuf_dvb_get_frontend(&port->frontends, 1);
  354. if (!fe0)
  355. return -EINVAL;
  356. /* init struct videobuf_dvb */
  357. fe0->dvb.name = dev->name;
  358. /* init frontend */
  359. switch (dev->board) {
  360. case CX23885_BOARD_HAUPPAUGE_HVR1250:
  361. i2c_bus = &dev->i2c_bus[0];
  362. fe0->dvb.frontend = dvb_attach(s5h1409_attach,
  363. &hauppauge_generic_config,
  364. &i2c_bus->i2c_adap);
  365. if (fe0->dvb.frontend != NULL) {
  366. dvb_attach(mt2131_attach, fe0->dvb.frontend,
  367. &i2c_bus->i2c_adap,
  368. &hauppauge_generic_tunerconfig, 0);
  369. }
  370. break;
  371. case CX23885_BOARD_HAUPPAUGE_HVR1270:
  372. case CX23885_BOARD_HAUPPAUGE_HVR1275:
  373. i2c_bus = &dev->i2c_bus[0];
  374. fe0->dvb.frontend = dvb_attach(lgdt3305_attach,
  375. &hcw_lgdt3305_config,
  376. &i2c_bus->i2c_adap);
  377. if (fe0->dvb.frontend != NULL) {
  378. dvb_attach(tda18271_attach, fe0->dvb.frontend,
  379. 0x60, &dev->i2c_bus[1].i2c_adap,
  380. &hcw_lgdt3305_tda18271_config);
  381. }
  382. break;
  383. case CX23885_BOARD_HAUPPAUGE_HVR1255:
  384. i2c_bus = &dev->i2c_bus[0];
  385. fe0->dvb.frontend = dvb_attach(s5h1411_attach,
  386. &hcw_s5h1411_config,
  387. &i2c_bus->i2c_adap);
  388. if (fe0->dvb.frontend != NULL) {
  389. dvb_attach(tda18271_attach, fe0->dvb.frontend,
  390. 0x60, &dev->i2c_bus[1].i2c_adap,
  391. &hauppauge_tda18271_config);
  392. }
  393. break;
  394. case CX23885_BOARD_HAUPPAUGE_HVR1800:
  395. i2c_bus = &dev->i2c_bus[0];
  396. switch (alt_tuner) {
  397. case 1:
  398. fe0->dvb.frontend =
  399. dvb_attach(s5h1409_attach,
  400. &hauppauge_ezqam_config,
  401. &i2c_bus->i2c_adap);
  402. if (fe0->dvb.frontend != NULL) {
  403. dvb_attach(tda829x_attach, fe0->dvb.frontend,
  404. &dev->i2c_bus[1].i2c_adap, 0x42,
  405. &tda829x_no_probe);
  406. dvb_attach(tda18271_attach, fe0->dvb.frontend,
  407. 0x60, &dev->i2c_bus[1].i2c_adap,
  408. &hauppauge_tda18271_config);
  409. }
  410. break;
  411. case 0:
  412. default:
  413. fe0->dvb.frontend =
  414. dvb_attach(s5h1409_attach,
  415. &hauppauge_generic_config,
  416. &i2c_bus->i2c_adap);
  417. if (fe0->dvb.frontend != NULL)
  418. dvb_attach(mt2131_attach, fe0->dvb.frontend,
  419. &i2c_bus->i2c_adap,
  420. &hauppauge_generic_tunerconfig, 0);
  421. break;
  422. }
  423. break;
  424. case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
  425. i2c_bus = &dev->i2c_bus[0];
  426. fe0->dvb.frontend = dvb_attach(s5h1409_attach,
  427. &hauppauge_hvr1800lp_config,
  428. &i2c_bus->i2c_adap);
  429. if (fe0->dvb.frontend != NULL) {
  430. dvb_attach(mt2131_attach, fe0->dvb.frontend,
  431. &i2c_bus->i2c_adap,
  432. &hauppauge_generic_tunerconfig, 0);
  433. }
  434. break;
  435. case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
  436. i2c_bus = &dev->i2c_bus[0];
  437. fe0->dvb.frontend = dvb_attach(lgdt330x_attach,
  438. &fusionhdtv_5_express,
  439. &i2c_bus->i2c_adap);
  440. if (fe0->dvb.frontend != NULL) {
  441. dvb_attach(simple_tuner_attach, fe0->dvb.frontend,
  442. &i2c_bus->i2c_adap, 0x61,
  443. TUNER_LG_TDVS_H06XF);
  444. }
  445. break;
  446. case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
  447. i2c_bus = &dev->i2c_bus[1];
  448. fe0->dvb.frontend = dvb_attach(s5h1409_attach,
  449. &hauppauge_hvr1500q_config,
  450. &dev->i2c_bus[0].i2c_adap);
  451. if (fe0->dvb.frontend != NULL)
  452. dvb_attach(xc5000_attach, fe0->dvb.frontend,
  453. &i2c_bus->i2c_adap,
  454. &hauppauge_hvr1500q_tunerconfig);
  455. break;
  456. case CX23885_BOARD_HAUPPAUGE_HVR1500:
  457. i2c_bus = &dev->i2c_bus[1];
  458. fe0->dvb.frontend = dvb_attach(s5h1409_attach,
  459. &hauppauge_hvr1500_config,
  460. &dev->i2c_bus[0].i2c_adap);
  461. if (fe0->dvb.frontend != NULL) {
  462. struct dvb_frontend *fe;
  463. struct xc2028_config cfg = {
  464. .i2c_adap = &i2c_bus->i2c_adap,
  465. .i2c_addr = 0x61,
  466. };
  467. static struct xc2028_ctrl ctl = {
  468. .fname = XC2028_DEFAULT_FIRMWARE,
  469. .max_len = 64,
  470. .demod = XC3028_FE_OREN538,
  471. };
  472. fe = dvb_attach(xc2028_attach,
  473. fe0->dvb.frontend, &cfg);
  474. if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
  475. fe->ops.tuner_ops.set_config(fe, &ctl);
  476. }
  477. break;
  478. case CX23885_BOARD_HAUPPAUGE_HVR1200:
  479. case CX23885_BOARD_HAUPPAUGE_HVR1700:
  480. i2c_bus = &dev->i2c_bus[0];
  481. fe0->dvb.frontend = dvb_attach(tda10048_attach,
  482. &hauppauge_hvr1200_config,
  483. &i2c_bus->i2c_adap);
  484. if (fe0->dvb.frontend != NULL) {
  485. dvb_attach(tda829x_attach, fe0->dvb.frontend,
  486. &dev->i2c_bus[1].i2c_adap, 0x42,
  487. &tda829x_no_probe);
  488. dvb_attach(tda18271_attach, fe0->dvb.frontend,
  489. 0x60, &dev->i2c_bus[1].i2c_adap,
  490. &hauppauge_hvr1200_tuner_config);
  491. }
  492. break;
  493. case CX23885_BOARD_HAUPPAUGE_HVR1400:
  494. i2c_bus = &dev->i2c_bus[0];
  495. fe0->dvb.frontend = dvb_attach(dib7000p_attach,
  496. &i2c_bus->i2c_adap,
  497. 0x12, &hauppauge_hvr1400_dib7000_config);
  498. if (fe0->dvb.frontend != NULL) {
  499. struct dvb_frontend *fe;
  500. struct xc2028_config cfg = {
  501. .i2c_adap = &dev->i2c_bus[1].i2c_adap,
  502. .i2c_addr = 0x64,
  503. };
  504. static struct xc2028_ctrl ctl = {
  505. .fname = XC3028L_DEFAULT_FIRMWARE,
  506. .max_len = 64,
  507. .demod = 5000,
  508. /* This is true for all demods with
  509. v36 firmware? */
  510. .type = XC2028_D2633,
  511. };
  512. fe = dvb_attach(xc2028_attach,
  513. fe0->dvb.frontend, &cfg);
  514. if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
  515. fe->ops.tuner_ops.set_config(fe, &ctl);
  516. }
  517. break;
  518. case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
  519. i2c_bus = &dev->i2c_bus[port->nr - 1];
  520. fe0->dvb.frontend = dvb_attach(s5h1409_attach,
  521. &dvico_s5h1409_config,
  522. &i2c_bus->i2c_adap);
  523. if (fe0->dvb.frontend == NULL)
  524. fe0->dvb.frontend = dvb_attach(s5h1411_attach,
  525. &dvico_s5h1411_config,
  526. &i2c_bus->i2c_adap);
  527. if (fe0->dvb.frontend != NULL)
  528. dvb_attach(xc5000_attach, fe0->dvb.frontend,
  529. &i2c_bus->i2c_adap,
  530. &dvico_xc5000_tunerconfig);
  531. break;
  532. case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP: {
  533. i2c_bus = &dev->i2c_bus[port->nr - 1];
  534. fe0->dvb.frontend = dvb_attach(zl10353_attach,
  535. &dvico_fusionhdtv_xc3028,
  536. &i2c_bus->i2c_adap);
  537. if (fe0->dvb.frontend != NULL) {
  538. struct dvb_frontend *fe;
  539. struct xc2028_config cfg = {
  540. .i2c_adap = &i2c_bus->i2c_adap,
  541. .i2c_addr = 0x61,
  542. };
  543. static struct xc2028_ctrl ctl = {
  544. .fname = XC2028_DEFAULT_FIRMWARE,
  545. .max_len = 64,
  546. .demod = XC3028_FE_ZARLINK456,
  547. };
  548. fe = dvb_attach(xc2028_attach, fe0->dvb.frontend,
  549. &cfg);
  550. if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
  551. fe->ops.tuner_ops.set_config(fe, &ctl);
  552. }
  553. break;
  554. }
  555. case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
  556. case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
  557. i2c_bus = &dev->i2c_bus[0];
  558. fe0->dvb.frontend = dvb_attach(zl10353_attach,
  559. &dvico_fusionhdtv_xc3028,
  560. &i2c_bus->i2c_adap);
  561. if (fe0->dvb.frontend != NULL) {
  562. struct dvb_frontend *fe;
  563. struct xc2028_config cfg = {
  564. .i2c_adap = &dev->i2c_bus[1].i2c_adap,
  565. .i2c_addr = 0x61,
  566. };
  567. static struct xc2028_ctrl ctl = {
  568. .fname = XC2028_DEFAULT_FIRMWARE,
  569. .max_len = 64,
  570. .demod = XC3028_FE_ZARLINK456,
  571. };
  572. fe = dvb_attach(xc2028_attach, fe0->dvb.frontend,
  573. &cfg);
  574. if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
  575. fe->ops.tuner_ops.set_config(fe, &ctl);
  576. }
  577. break;
  578. case CX23885_BOARD_TBS_6920:
  579. i2c_bus = &dev->i2c_bus[0];
  580. fe0->dvb.frontend = dvb_attach(cx24116_attach,
  581. &tbs_cx24116_config,
  582. &i2c_bus->i2c_adap);
  583. if (fe0->dvb.frontend != NULL)
  584. fe0->dvb.frontend->ops.set_voltage = tbs_set_voltage;
  585. break;
  586. case CX23885_BOARD_TEVII_S470:
  587. i2c_bus = &dev->i2c_bus[1];
  588. fe0->dvb.frontend = dvb_attach(cx24116_attach,
  589. &tevii_cx24116_config,
  590. &i2c_bus->i2c_adap);
  591. if (fe0->dvb.frontend != NULL)
  592. fe0->dvb.frontend->ops.set_voltage = tbs_set_voltage;
  593. break;
  594. case CX23885_BOARD_DVBWORLD_2005:
  595. i2c_bus = &dev->i2c_bus[1];
  596. fe0->dvb.frontend = dvb_attach(cx24116_attach,
  597. &dvbworld_cx24116_config,
  598. &i2c_bus->i2c_adap);
  599. break;
  600. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  601. i2c_bus = &dev->i2c_bus[0];
  602. switch (port->nr) {
  603. /* port B */
  604. case 1:
  605. fe0->dvb.frontend = dvb_attach(stv0900_attach,
  606. &netup_stv0900_config,
  607. &i2c_bus->i2c_adap, 0);
  608. if (fe0->dvb.frontend != NULL) {
  609. if (dvb_attach(stv6110_attach,
  610. fe0->dvb.frontend,
  611. &netup_stv6110_tunerconfig_a,
  612. &i2c_bus->i2c_adap)) {
  613. if (!dvb_attach(lnbh24_attach,
  614. fe0->dvb.frontend,
  615. &i2c_bus->i2c_adap,
  616. LNBH24_PCL, 0, 0x09))
  617. printk(KERN_ERR
  618. "No LNBH24 found!\n");
  619. }
  620. }
  621. break;
  622. /* port C */
  623. case 2:
  624. fe0->dvb.frontend = dvb_attach(stv0900_attach,
  625. &netup_stv0900_config,
  626. &i2c_bus->i2c_adap, 1);
  627. if (fe0->dvb.frontend != NULL) {
  628. if (dvb_attach(stv6110_attach,
  629. fe0->dvb.frontend,
  630. &netup_stv6110_tunerconfig_b,
  631. &i2c_bus->i2c_adap)) {
  632. if (!dvb_attach(lnbh24_attach,
  633. fe0->dvb.frontend,
  634. &i2c_bus->i2c_adap,
  635. LNBH24_PCL, 0, 0x0a))
  636. printk(KERN_ERR
  637. "No LNBH24 found!\n");
  638. }
  639. }
  640. break;
  641. }
  642. break;
  643. default:
  644. printk(KERN_INFO "%s: The frontend of your DVB/ATSC card "
  645. " isn't supported yet\n",
  646. dev->name);
  647. break;
  648. }
  649. if (NULL == fe0->dvb.frontend) {
  650. printk(KERN_ERR "%s: frontend initialization failed\n",
  651. dev->name);
  652. return -1;
  653. }
  654. /* define general-purpose callback pointer */
  655. fe0->dvb.frontend->callback = cx23885_tuner_callback;
  656. /* Put the analog decoder in standby to keep it quiet */
  657. call_all(dev, tuner, s_standby);
  658. if (fe0->dvb.frontend->ops.analog_ops.standby)
  659. fe0->dvb.frontend->ops.analog_ops.standby(fe0->dvb.frontend);
  660. /* register everything */
  661. ret = videobuf_dvb_register_bus(&port->frontends, THIS_MODULE, port,
  662. &dev->pci->dev, adapter_nr, 0);
  663. /* init CI & MAC */
  664. switch (dev->board) {
  665. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI: {
  666. static struct netup_card_info cinfo;
  667. netup_get_card_info(&dev->i2c_bus[0].i2c_adap, &cinfo);
  668. memcpy(port->frontends.adapter.proposed_mac,
  669. cinfo.port[port->nr - 1].mac, 6);
  670. printk(KERN_INFO "NetUP Dual DVB-S2 CI card port%d MAC="
  671. "%02X:%02X:%02X:%02X:%02X:%02X\n",
  672. port->nr,
  673. port->frontends.adapter.proposed_mac[0],
  674. port->frontends.adapter.proposed_mac[1],
  675. port->frontends.adapter.proposed_mac[2],
  676. port->frontends.adapter.proposed_mac[3],
  677. port->frontends.adapter.proposed_mac[4],
  678. port->frontends.adapter.proposed_mac[5]);
  679. netup_ci_init(port);
  680. break;
  681. }
  682. }
  683. return ret;
  684. }
  685. int cx23885_dvb_register(struct cx23885_tsport *port)
  686. {
  687. struct videobuf_dvb_frontend *fe0;
  688. struct cx23885_dev *dev = port->dev;
  689. int err, i;
  690. /* Here we need to allocate the correct number of frontends,
  691. * as reflected in the cards struct. The reality is that currrently
  692. * no cx23885 boards support this - yet. But, if we don't modify this
  693. * code then the second frontend would never be allocated (later)
  694. * and fail with error before the attach in dvb_register().
  695. * Without these changes we risk an OOPS later. The changes here
  696. * are for safety, and should provide a good foundation for the
  697. * future addition of any multi-frontend cx23885 based boards.
  698. */
  699. printk(KERN_INFO "%s() allocating %d frontend(s)\n", __func__,
  700. port->num_frontends);
  701. for (i = 1; i <= port->num_frontends; i++) {
  702. if (videobuf_dvb_alloc_frontend(
  703. &port->frontends, i) == NULL) {
  704. printk(KERN_ERR "%s() failed to alloc\n", __func__);
  705. return -ENOMEM;
  706. }
  707. fe0 = videobuf_dvb_get_frontend(&port->frontends, i);
  708. if (!fe0)
  709. err = -EINVAL;
  710. dprintk(1, "%s\n", __func__);
  711. dprintk(1, " ->probed by Card=%d Name=%s, PCI %02x:%02x\n",
  712. dev->board,
  713. dev->name,
  714. dev->pci_bus,
  715. dev->pci_slot);
  716. err = -ENODEV;
  717. /* dvb stuff */
  718. /* We have to init the queue for each frontend on a port. */
  719. printk(KERN_INFO "%s: cx23885 based dvb card\n", dev->name);
  720. videobuf_queue_sg_init(&fe0->dvb.dvbq, &dvb_qops,
  721. &dev->pci->dev, &port->slock,
  722. V4L2_BUF_TYPE_VIDEO_CAPTURE, V4L2_FIELD_TOP,
  723. sizeof(struct cx23885_buffer), port);
  724. }
  725. err = dvb_register(port);
  726. if (err != 0)
  727. printk(KERN_ERR "%s() dvb_register failed err = %d\n",
  728. __func__, err);
  729. return err;
  730. }
  731. int cx23885_dvb_unregister(struct cx23885_tsport *port)
  732. {
  733. struct videobuf_dvb_frontend *fe0;
  734. /* FIXME: in an error condition where the we have
  735. * an expected number of frontends (attach problem)
  736. * then this might not clean up correctly, if 1
  737. * is invalid.
  738. * This comment only applies to future boards IF they
  739. * implement MFE support.
  740. */
  741. fe0 = videobuf_dvb_get_frontend(&port->frontends, 1);
  742. if (fe0->dvb.frontend)
  743. videobuf_dvb_unregister_bus(&port->frontends);
  744. switch (port->dev->board) {
  745. case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
  746. netup_ci_exit(port);
  747. break;
  748. }
  749. return 0;
  750. }