pmagb-b-fb.c 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380
  1. /*
  2. * linux/drivers/video/pmagb-b-fb.c
  3. *
  4. * PMAGB-B TURBOchannel Smart Frame Buffer (SFB) card support,
  5. * derived from:
  6. * "HP300 Topcat framebuffer support (derived from macfb of all things)
  7. * Phil Blundell <philb@gnu.org> 1998", the original code can be
  8. * found in the file hpfb.c in the same directory.
  9. *
  10. * DECstation related code Copyright (C) 1999, 2000, 2001 by
  11. * Michael Engel <engel@unix-ag.org>,
  12. * Karsten Merker <merker@linuxtag.org> and
  13. * Harald Koerfgen.
  14. * Copyright (c) 2005 Maciej W. Rozycki
  15. *
  16. * This file is subject to the terms and conditions of the GNU General
  17. * Public License. See the file COPYING in the main directory of this
  18. * archive for more details.
  19. */
  20. #include <linux/compiler.h>
  21. #include <linux/delay.h>
  22. #include <linux/errno.h>
  23. #include <linux/fb.h>
  24. #include <linux/init.h>
  25. #include <linux/kernel.h>
  26. #include <linux/module.h>
  27. #include <linux/types.h>
  28. #include <asm/bug.h>
  29. #include <asm/io.h>
  30. #include <asm/system.h>
  31. #include <asm/dec/tc.h>
  32. #include <video/pmagb-b-fb.h>
  33. struct pmagbbfb_par {
  34. struct fb_info *next;
  35. volatile void __iomem *mmio;
  36. volatile void __iomem *smem;
  37. volatile u32 __iomem *sfb;
  38. volatile u32 __iomem *dac;
  39. unsigned int osc0;
  40. unsigned int osc1;
  41. int slot;
  42. };
  43. static struct fb_info *root_pmagbbfb_dev;
  44. static struct fb_var_screeninfo pmagbbfb_defined __initdata = {
  45. .bits_per_pixel = 8,
  46. .red.length = 8,
  47. .green.length = 8,
  48. .blue.length = 8,
  49. .activate = FB_ACTIVATE_NOW,
  50. .height = -1,
  51. .width = -1,
  52. .accel_flags = FB_ACCEL_NONE,
  53. .sync = FB_SYNC_ON_GREEN,
  54. .vmode = FB_VMODE_NONINTERLACED,
  55. };
  56. static struct fb_fix_screeninfo pmagbbfb_fix __initdata = {
  57. .id = "PMAGB-BA",
  58. .smem_len = (2048 * 1024),
  59. .type = FB_TYPE_PACKED_PIXELS,
  60. .visual = FB_VISUAL_PSEUDOCOLOR,
  61. .mmio_len = PMAGB_B_FBMEM,
  62. };
  63. static inline void sfb_write(struct pmagbbfb_par *par, unsigned int reg, u32 v)
  64. {
  65. writel(v, par->sfb + reg / 4);
  66. }
  67. static inline u32 sfb_read(struct pmagbbfb_par *par, unsigned int reg)
  68. {
  69. return readl(par->sfb + reg / 4);
  70. }
  71. static inline void dac_write(struct pmagbbfb_par *par, unsigned int reg, u8 v)
  72. {
  73. writeb(v, par->dac + reg / 4);
  74. }
  75. static inline u8 dac_read(struct pmagbbfb_par *par, unsigned int reg)
  76. {
  77. return readb(par->dac + reg / 4);
  78. }
  79. static inline void gp0_write(struct pmagbbfb_par *par, u32 v)
  80. {
  81. writel(v, par->mmio + PMAGB_B_GP0);
  82. }
  83. /*
  84. * Set the palette.
  85. */
  86. static int pmagbbfb_setcolreg(unsigned int regno, unsigned int red,
  87. unsigned int green, unsigned int blue,
  88. unsigned int transp, struct fb_info *info)
  89. {
  90. struct pmagbbfb_par *par = info->par;
  91. BUG_ON(regno >= info->cmap.len);
  92. red >>= 8; /* The cmap fields are 16 bits */
  93. green >>= 8; /* wide, but the hardware colormap */
  94. blue >>= 8; /* registers are only 8 bits wide */
  95. mb();
  96. dac_write(par, BT459_ADDR_LO, regno);
  97. dac_write(par, BT459_ADDR_HI, 0x00);
  98. wmb();
  99. dac_write(par, BT459_CMAP, red);
  100. wmb();
  101. dac_write(par, BT459_CMAP, green);
  102. wmb();
  103. dac_write(par, BT459_CMAP, blue);
  104. return 0;
  105. }
  106. static struct fb_ops pmagbbfb_ops = {
  107. .owner = THIS_MODULE,
  108. .fb_setcolreg = pmagbbfb_setcolreg,
  109. .fb_fillrect = cfb_fillrect,
  110. .fb_copyarea = cfb_copyarea,
  111. .fb_imageblit = cfb_imageblit,
  112. };
  113. /*
  114. * Turn the hardware cursor off.
  115. */
  116. static void __init pmagbbfb_erase_cursor(struct fb_info *info)
  117. {
  118. struct pmagbbfb_par *par = info->par;
  119. mb();
  120. dac_write(par, BT459_ADDR_LO, 0x00);
  121. dac_write(par, BT459_ADDR_HI, 0x03);
  122. wmb();
  123. dac_write(par, BT459_DATA, 0x00);
  124. }
  125. /*
  126. * Set up screen parameters.
  127. */
  128. static void __init pmagbbfb_screen_setup(struct fb_info *info)
  129. {
  130. struct pmagbbfb_par *par = info->par;
  131. info->var.xres = ((sfb_read(par, SFB_REG_VID_HOR) >>
  132. SFB_VID_HOR_PIX_SHIFT) & SFB_VID_HOR_PIX_MASK) * 4;
  133. info->var.xres_virtual = info->var.xres;
  134. info->var.yres = (sfb_read(par, SFB_REG_VID_VER) >>
  135. SFB_VID_VER_SL_SHIFT) & SFB_VID_VER_SL_MASK;
  136. info->var.yres_virtual = info->var.yres;
  137. info->var.left_margin = ((sfb_read(par, SFB_REG_VID_HOR) >>
  138. SFB_VID_HOR_BP_SHIFT) &
  139. SFB_VID_HOR_BP_MASK) * 4;
  140. info->var.right_margin = ((sfb_read(par, SFB_REG_VID_HOR) >>
  141. SFB_VID_HOR_FP_SHIFT) &
  142. SFB_VID_HOR_FP_MASK) * 4;
  143. info->var.upper_margin = (sfb_read(par, SFB_REG_VID_VER) >>
  144. SFB_VID_VER_BP_SHIFT) & SFB_VID_VER_BP_MASK;
  145. info->var.lower_margin = (sfb_read(par, SFB_REG_VID_VER) >>
  146. SFB_VID_VER_FP_SHIFT) & SFB_VID_VER_FP_MASK;
  147. info->var.hsync_len = ((sfb_read(par, SFB_REG_VID_HOR) >>
  148. SFB_VID_HOR_SYN_SHIFT) &
  149. SFB_VID_HOR_SYN_MASK) * 4;
  150. info->var.vsync_len = (sfb_read(par, SFB_REG_VID_VER) >>
  151. SFB_VID_VER_SYN_SHIFT) & SFB_VID_VER_SYN_MASK;
  152. info->fix.line_length = info->var.xres;
  153. };
  154. /*
  155. * Determine oscillator configuration.
  156. */
  157. static void __init pmagbbfb_osc_setup(struct fb_info *info)
  158. {
  159. static unsigned int pmagbbfb_freqs[] __initdata = {
  160. 130808, 119843, 104000, 92980, 74367, 72800,
  161. 69197, 66000, 65000, 50350, 36000, 32000, 25175
  162. };
  163. struct pmagbbfb_par *par = info->par;
  164. u32 count0 = 8, count1 = 8, counttc = 16 * 256 + 8;
  165. u32 freq0, freq1, freqtc = get_tc_speed() / 250;
  166. int i, j;
  167. gp0_write(par, 0); /* select Osc0 */
  168. for (j = 0; j < 16; j++) {
  169. mb();
  170. sfb_write(par, SFB_REG_TCCLK_COUNT, 0);
  171. mb();
  172. for (i = 0; i < 100; i++) { /* nominally max. 20.5us */
  173. if (sfb_read(par, SFB_REG_TCCLK_COUNT) == 0)
  174. break;
  175. udelay(1);
  176. }
  177. count0 += sfb_read(par, SFB_REG_VIDCLK_COUNT);
  178. }
  179. gp0_write(par, 1); /* select Osc1 */
  180. for (j = 0; j < 16; j++) {
  181. mb();
  182. sfb_write(par, SFB_REG_TCCLK_COUNT, 0);
  183. for (i = 0; i < 100; i++) { /* nominally max. 20.5us */
  184. if (sfb_read(par, SFB_REG_TCCLK_COUNT) == 0)
  185. break;
  186. udelay(1);
  187. }
  188. count1 += sfb_read(par, SFB_REG_VIDCLK_COUNT);
  189. }
  190. freq0 = (freqtc * count0 + counttc / 2) / counttc;
  191. par->osc0 = freq0;
  192. if (freq0 >= pmagbbfb_freqs[0] - (pmagbbfb_freqs[0] + 32) / 64 &&
  193. freq0 <= pmagbbfb_freqs[0] + (pmagbbfb_freqs[0] + 32) / 64)
  194. par->osc0 = pmagbbfb_freqs[0];
  195. freq1 = (par->osc0 * count1 + count0 / 2) / count0;
  196. par->osc1 = freq1;
  197. for (i = 0; i < sizeof(pmagbbfb_freqs) / sizeof(*pmagbbfb_freqs); i++)
  198. if (freq1 >= pmagbbfb_freqs[i] -
  199. (pmagbbfb_freqs[i] + 128) / 256 &&
  200. freq1 <= pmagbbfb_freqs[i] +
  201. (pmagbbfb_freqs[i] + 128) / 256) {
  202. par->osc1 = pmagbbfb_freqs[i];
  203. break;
  204. }
  205. if (par->osc0 - par->osc1 <= (par->osc0 + par->osc1 + 256) / 512 ||
  206. par->osc1 - par->osc0 <= (par->osc0 + par->osc1 + 256) / 512)
  207. par->osc1 = 0;
  208. gp0_write(par, par->osc1 != 0); /* reselect OscX */
  209. info->var.pixclock = par->osc1 ?
  210. (1000000000 + par->osc1 / 2) / par->osc1 :
  211. (1000000000 + par->osc0 / 2) / par->osc0;
  212. };
  213. static int __init pmagbbfb_init_one(int slot)
  214. {
  215. char freq0[12], freq1[12];
  216. struct fb_info *info;
  217. struct pmagbbfb_par *par;
  218. unsigned long base_addr;
  219. u32 vid_base;
  220. info = framebuffer_alloc(sizeof(struct pmagbbfb_par), NULL);
  221. if (!info)
  222. return -ENOMEM;
  223. par = info->par;
  224. par->slot = slot;
  225. claim_tc_card(par->slot);
  226. base_addr = get_tc_base_addr(par->slot);
  227. par->next = root_pmagbbfb_dev;
  228. root_pmagbbfb_dev = info;
  229. if (fb_alloc_cmap(&info->cmap, 256, 0) < 0)
  230. goto err_alloc;
  231. info->fbops = &pmagbbfb_ops;
  232. info->fix = pmagbbfb_fix;
  233. info->var = pmagbbfb_defined;
  234. info->flags = FBINFO_DEFAULT;
  235. /* MMIO mapping setup. */
  236. info->fix.mmio_start = base_addr;
  237. par->mmio = ioremap_nocache(info->fix.mmio_start, info->fix.mmio_len);
  238. if (!par->mmio)
  239. goto err_cmap;
  240. par->sfb = par->mmio + PMAGB_B_SFB;
  241. par->dac = par->mmio + PMAGB_B_BT459;
  242. /* Frame buffer mapping setup. */
  243. info->fix.smem_start = base_addr + PMAGB_B_FBMEM;
  244. par->smem = ioremap_nocache(info->fix.smem_start, info->fix.smem_len);
  245. if (!par->smem)
  246. goto err_mmio_map;
  247. vid_base = sfb_read(par, SFB_REG_VID_BASE);
  248. info->screen_base = (void __iomem *)par->smem + vid_base * 0x1000;
  249. info->screen_size = info->fix.smem_len - 2 * vid_base * 0x1000;
  250. pmagbbfb_erase_cursor(info);
  251. pmagbbfb_screen_setup(info);
  252. pmagbbfb_osc_setup(info);
  253. if (register_framebuffer(info) < 0)
  254. goto err_smem_map;
  255. snprintf(freq0, sizeof(freq0), "%u.%03uMHz",
  256. par->osc0 / 1000, par->osc0 % 1000);
  257. snprintf(freq1, sizeof(freq1), "%u.%03uMHz",
  258. par->osc1 / 1000, par->osc1 % 1000);
  259. pr_info("fb%d: %s frame buffer device in slot %d\n",
  260. info->node, info->fix.id, par->slot);
  261. pr_info("fb%d: Osc0: %s, Osc1: %s, Osc%u selected\n",
  262. info->node, freq0, par->osc1 ? freq1 : "disabled",
  263. par->osc1 != 0);
  264. return 0;
  265. err_smem_map:
  266. iounmap(par->smem);
  267. err_mmio_map:
  268. iounmap(par->mmio);
  269. err_cmap:
  270. fb_dealloc_cmap(&info->cmap);
  271. err_alloc:
  272. root_pmagbbfb_dev = par->next;
  273. release_tc_card(par->slot);
  274. framebuffer_release(info);
  275. return -ENXIO;
  276. }
  277. static void __exit pmagbbfb_exit_one(void)
  278. {
  279. struct fb_info *info = root_pmagbbfb_dev;
  280. struct pmagbbfb_par *par = info->par;
  281. unregister_framebuffer(info);
  282. iounmap(par->smem);
  283. iounmap(par->mmio);
  284. fb_dealloc_cmap(&info->cmap);
  285. root_pmagbbfb_dev = par->next;
  286. release_tc_card(par->slot);
  287. framebuffer_release(info);
  288. }
  289. /*
  290. * Initialise the framebuffer.
  291. */
  292. static int __init pmagbbfb_init(void)
  293. {
  294. int count = 0;
  295. int slot;
  296. if (fb_get_options("pmagbbfb", NULL))
  297. return -ENXIO;
  298. while ((slot = search_tc_card("PMAGB-BA")) >= 0) {
  299. if (pmagbbfb_init_one(slot) < 0)
  300. break;
  301. count++;
  302. }
  303. return (count > 0) ? 0 : -ENXIO;
  304. }
  305. static void __exit pmagbbfb_exit(void)
  306. {
  307. while (root_pmagbbfb_dev)
  308. pmagbbfb_exit_one();
  309. }
  310. module_init(pmagbbfb_init);
  311. module_exit(pmagbbfb_exit);
  312. MODULE_LICENSE("GPL");