setup_64.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682
  1. /*
  2. *
  3. * Common boot and setup code.
  4. *
  5. * Copyright (C) 2001 PPC64 Team, IBM Corp
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #undef DEBUG
  13. #include <linux/config.h>
  14. #include <linux/module.h>
  15. #include <linux/string.h>
  16. #include <linux/sched.h>
  17. #include <linux/init.h>
  18. #include <linux/kernel.h>
  19. #include <linux/reboot.h>
  20. #include <linux/delay.h>
  21. #include <linux/initrd.h>
  22. #include <linux/ide.h>
  23. #include <linux/seq_file.h>
  24. #include <linux/ioport.h>
  25. #include <linux/console.h>
  26. #include <linux/utsname.h>
  27. #include <linux/tty.h>
  28. #include <linux/root_dev.h>
  29. #include <linux/notifier.h>
  30. #include <linux/cpu.h>
  31. #include <linux/unistd.h>
  32. #include <linux/serial.h>
  33. #include <linux/serial_8250.h>
  34. #include <linux/bootmem.h>
  35. #include <asm/io.h>
  36. #include <asm/kdump.h>
  37. #include <asm/prom.h>
  38. #include <asm/processor.h>
  39. #include <asm/pgtable.h>
  40. #include <asm/smp.h>
  41. #include <asm/elf.h>
  42. #include <asm/machdep.h>
  43. #include <asm/paca.h>
  44. #include <asm/time.h>
  45. #include <asm/cputable.h>
  46. #include <asm/sections.h>
  47. #include <asm/btext.h>
  48. #include <asm/nvram.h>
  49. #include <asm/setup.h>
  50. #include <asm/system.h>
  51. #include <asm/rtas.h>
  52. #include <asm/iommu.h>
  53. #include <asm/serial.h>
  54. #include <asm/cache.h>
  55. #include <asm/page.h>
  56. #include <asm/mmu.h>
  57. #include <asm/lmb.h>
  58. #include <asm/iseries/it_lp_naca.h>
  59. #include <asm/firmware.h>
  60. #include <asm/xmon.h>
  61. #include <asm/udbg.h>
  62. #include <asm/kexec.h>
  63. #include "setup.h"
  64. #ifdef DEBUG
  65. #define DBG(fmt...) udbg_printf(fmt)
  66. #else
  67. #define DBG(fmt...)
  68. #endif
  69. int have_of = 1;
  70. int boot_cpuid = 0;
  71. int boot_cpuid_phys = 0;
  72. dev_t boot_dev;
  73. u64 ppc64_pft_size;
  74. /* Pick defaults since we might want to patch instructions
  75. * before we've read this from the device tree.
  76. */
  77. struct ppc64_caches ppc64_caches = {
  78. .dline_size = 0x80,
  79. .log_dline_size = 7,
  80. .iline_size = 0x80,
  81. .log_iline_size = 7
  82. };
  83. EXPORT_SYMBOL_GPL(ppc64_caches);
  84. /*
  85. * These are used in binfmt_elf.c to put aux entries on the stack
  86. * for each elf executable being started.
  87. */
  88. int dcache_bsize;
  89. int icache_bsize;
  90. int ucache_bsize;
  91. /* The main machine-dep calls structure
  92. */
  93. struct machdep_calls ppc_md;
  94. EXPORT_SYMBOL(ppc_md);
  95. #ifdef CONFIG_MAGIC_SYSRQ
  96. unsigned long SYSRQ_KEY;
  97. #endif /* CONFIG_MAGIC_SYSRQ */
  98. static int ppc64_panic_event(struct notifier_block *, unsigned long, void *);
  99. static struct notifier_block ppc64_panic_block = {
  100. .notifier_call = ppc64_panic_event,
  101. .priority = INT_MIN /* may not return; must be done last */
  102. };
  103. #ifdef CONFIG_SMP
  104. static int smt_enabled_cmdline;
  105. /* Look for ibm,smt-enabled OF option */
  106. static void check_smt_enabled(void)
  107. {
  108. struct device_node *dn;
  109. char *smt_option;
  110. /* Allow the command line to overrule the OF option */
  111. if (smt_enabled_cmdline)
  112. return;
  113. dn = of_find_node_by_path("/options");
  114. if (dn) {
  115. smt_option = (char *)get_property(dn, "ibm,smt-enabled", NULL);
  116. if (smt_option) {
  117. if (!strcmp(smt_option, "on"))
  118. smt_enabled_at_boot = 1;
  119. else if (!strcmp(smt_option, "off"))
  120. smt_enabled_at_boot = 0;
  121. }
  122. }
  123. }
  124. /* Look for smt-enabled= cmdline option */
  125. static int __init early_smt_enabled(char *p)
  126. {
  127. smt_enabled_cmdline = 1;
  128. if (!p)
  129. return 0;
  130. if (!strcmp(p, "on") || !strcmp(p, "1"))
  131. smt_enabled_at_boot = 1;
  132. else if (!strcmp(p, "off") || !strcmp(p, "0"))
  133. smt_enabled_at_boot = 0;
  134. return 0;
  135. }
  136. early_param("smt-enabled", early_smt_enabled);
  137. #else
  138. #define check_smt_enabled()
  139. #endif /* CONFIG_SMP */
  140. extern struct machdep_calls pSeries_md;
  141. extern struct machdep_calls pmac_md;
  142. extern struct machdep_calls maple_md;
  143. extern struct machdep_calls cell_md;
  144. extern struct machdep_calls iseries_md;
  145. /* Ultimately, stuff them in an elf section like initcalls... */
  146. static struct machdep_calls __initdata *machines[] = {
  147. #ifdef CONFIG_PPC_PSERIES
  148. &pSeries_md,
  149. #endif /* CONFIG_PPC_PSERIES */
  150. #ifdef CONFIG_PPC_PMAC
  151. &pmac_md,
  152. #endif /* CONFIG_PPC_PMAC */
  153. #ifdef CONFIG_PPC_MAPLE
  154. &maple_md,
  155. #endif /* CONFIG_PPC_MAPLE */
  156. #ifdef CONFIG_PPC_CELL
  157. &cell_md,
  158. #endif
  159. #ifdef CONFIG_PPC_ISERIES
  160. &iseries_md,
  161. #endif
  162. NULL
  163. };
  164. /*
  165. * Early initialization entry point. This is called by head.S
  166. * with MMU translation disabled. We rely on the "feature" of
  167. * the CPU that ignores the top 2 bits of the address in real
  168. * mode so we can access kernel globals normally provided we
  169. * only toy with things in the RMO region. From here, we do
  170. * some early parsing of the device-tree to setup out LMB
  171. * data structures, and allocate & initialize the hash table
  172. * and segment tables so we can start running with translation
  173. * enabled.
  174. *
  175. * It is this function which will call the probe() callback of
  176. * the various platform types and copy the matching one to the
  177. * global ppc_md structure. Your platform can eventually do
  178. * some very early initializations from the probe() routine, but
  179. * this is not recommended, be very careful as, for example, the
  180. * device-tree is not accessible via normal means at this point.
  181. */
  182. void __init early_setup(unsigned long dt_ptr)
  183. {
  184. struct paca_struct *lpaca = get_paca();
  185. static struct machdep_calls **mach;
  186. /* Enable early debugging if any specified (see udbg.h) */
  187. udbg_early_init();
  188. DBG(" -> early_setup()\n");
  189. /*
  190. * Do early initializations using the flattened device
  191. * tree, like retreiving the physical memory map or
  192. * calculating/retreiving the hash table size
  193. */
  194. early_init_devtree(__va(dt_ptr));
  195. /*
  196. * Iterate all ppc_md structures until we find the proper
  197. * one for the current machine type
  198. */
  199. DBG("Probing machine type for platform %x...\n", _machine);
  200. for (mach = machines; *mach; mach++) {
  201. if ((*mach)->probe(_machine))
  202. break;
  203. }
  204. /* What can we do if we didn't find ? */
  205. if (*mach == NULL) {
  206. DBG("No suitable machine found !\n");
  207. for (;;);
  208. }
  209. ppc_md = **mach;
  210. #ifdef CONFIG_CRASH_DUMP
  211. kdump_setup();
  212. #endif
  213. DBG("Found, Initializing memory management...\n");
  214. /*
  215. * Initialize the MMU Hash table and create the linear mapping
  216. * of memory. Has to be done before stab/slb initialization as
  217. * this is currently where the page size encoding is obtained
  218. */
  219. htab_initialize();
  220. /*
  221. * Initialize stab / SLB management except on iSeries
  222. */
  223. if (!firmware_has_feature(FW_FEATURE_ISERIES)) {
  224. if (cpu_has_feature(CPU_FTR_SLB))
  225. slb_initialize();
  226. else
  227. stab_initialize(lpaca->stab_real);
  228. }
  229. DBG(" <- early_setup()\n");
  230. }
  231. #ifdef CONFIG_SMP
  232. void early_setup_secondary(void)
  233. {
  234. struct paca_struct *lpaca = get_paca();
  235. /* Mark enabled in PACA */
  236. lpaca->proc_enabled = 0;
  237. /* Initialize hash table for that CPU */
  238. htab_initialize_secondary();
  239. /* Initialize STAB/SLB. We use a virtual address as it works
  240. * in real mode on pSeries and we want a virutal address on
  241. * iSeries anyway
  242. */
  243. if (cpu_has_feature(CPU_FTR_SLB))
  244. slb_initialize();
  245. else
  246. stab_initialize(lpaca->stab_addr);
  247. }
  248. #endif /* CONFIG_SMP */
  249. #if defined(CONFIG_SMP) || defined(CONFIG_KEXEC)
  250. void smp_release_cpus(void)
  251. {
  252. extern unsigned long __secondary_hold_spinloop;
  253. unsigned long *ptr;
  254. DBG(" -> smp_release_cpus()\n");
  255. /* All secondary cpus are spinning on a common spinloop, release them
  256. * all now so they can start to spin on their individual paca
  257. * spinloops. For non SMP kernels, the secondary cpus never get out
  258. * of the common spinloop.
  259. * This is useless but harmless on iSeries, secondaries are already
  260. * waiting on their paca spinloops. */
  261. ptr = (unsigned long *)((unsigned long)&__secondary_hold_spinloop
  262. - PHYSICAL_START);
  263. *ptr = 1;
  264. mb();
  265. DBG(" <- smp_release_cpus()\n");
  266. }
  267. #else
  268. #define smp_release_cpus()
  269. #endif /* CONFIG_SMP || CONFIG_KEXEC */
  270. /*
  271. * Initialize some remaining members of the ppc64_caches and systemcfg
  272. * structures
  273. * (at least until we get rid of them completely). This is mostly some
  274. * cache informations about the CPU that will be used by cache flush
  275. * routines and/or provided to userland
  276. */
  277. static void __init initialize_cache_info(void)
  278. {
  279. struct device_node *np;
  280. unsigned long num_cpus = 0;
  281. DBG(" -> initialize_cache_info()\n");
  282. for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) {
  283. num_cpus += 1;
  284. /* We're assuming *all* of the CPUs have the same
  285. * d-cache and i-cache sizes... -Peter
  286. */
  287. if ( num_cpus == 1 ) {
  288. u32 *sizep, *lsizep;
  289. u32 size, lsize;
  290. const char *dc, *ic;
  291. /* Then read cache informations */
  292. if (_machine == PLATFORM_POWERMAC) {
  293. dc = "d-cache-block-size";
  294. ic = "i-cache-block-size";
  295. } else {
  296. dc = "d-cache-line-size";
  297. ic = "i-cache-line-size";
  298. }
  299. size = 0;
  300. lsize = cur_cpu_spec->dcache_bsize;
  301. sizep = (u32 *)get_property(np, "d-cache-size", NULL);
  302. if (sizep != NULL)
  303. size = *sizep;
  304. lsizep = (u32 *) get_property(np, dc, NULL);
  305. if (lsizep != NULL)
  306. lsize = *lsizep;
  307. if (sizep == 0 || lsizep == 0)
  308. DBG("Argh, can't find dcache properties ! "
  309. "sizep: %p, lsizep: %p\n", sizep, lsizep);
  310. ppc64_caches.dsize = size;
  311. ppc64_caches.dline_size = lsize;
  312. ppc64_caches.log_dline_size = __ilog2(lsize);
  313. ppc64_caches.dlines_per_page = PAGE_SIZE / lsize;
  314. size = 0;
  315. lsize = cur_cpu_spec->icache_bsize;
  316. sizep = (u32 *)get_property(np, "i-cache-size", NULL);
  317. if (sizep != NULL)
  318. size = *sizep;
  319. lsizep = (u32 *)get_property(np, ic, NULL);
  320. if (lsizep != NULL)
  321. lsize = *lsizep;
  322. if (sizep == 0 || lsizep == 0)
  323. DBG("Argh, can't find icache properties ! "
  324. "sizep: %p, lsizep: %p\n", sizep, lsizep);
  325. ppc64_caches.isize = size;
  326. ppc64_caches.iline_size = lsize;
  327. ppc64_caches.log_iline_size = __ilog2(lsize);
  328. ppc64_caches.ilines_per_page = PAGE_SIZE / lsize;
  329. }
  330. }
  331. DBG(" <- initialize_cache_info()\n");
  332. }
  333. /*
  334. * Do some initial setup of the system. The parameters are those which
  335. * were passed in from the bootloader.
  336. */
  337. void __init setup_system(void)
  338. {
  339. DBG(" -> setup_system()\n");
  340. /*
  341. * Unflatten the device-tree passed by prom_init or kexec
  342. */
  343. unflatten_device_tree();
  344. #ifdef CONFIG_KEXEC
  345. kexec_setup(); /* requires unflattened device tree. */
  346. #endif
  347. /*
  348. * Fill the ppc64_caches & systemcfg structures with informations
  349. * retrieved from the device-tree. Need to be called before
  350. * finish_device_tree() since the later requires some of the
  351. * informations filled up here to properly parse the interrupt
  352. * tree.
  353. * It also sets up the cache line sizes which allows to call
  354. * routines like flush_icache_range (used by the hash init
  355. * later on).
  356. */
  357. initialize_cache_info();
  358. #ifdef CONFIG_PPC_RTAS
  359. /*
  360. * Initialize RTAS if available
  361. */
  362. rtas_initialize();
  363. #endif /* CONFIG_PPC_RTAS */
  364. /*
  365. * Check if we have an initrd provided via the device-tree
  366. */
  367. check_for_initrd();
  368. /*
  369. * Do some platform specific early initializations, that includes
  370. * setting up the hash table pointers. It also sets up some interrupt-mapping
  371. * related options that will be used by finish_device_tree()
  372. */
  373. ppc_md.init_early();
  374. /*
  375. * We can discover serial ports now since the above did setup the
  376. * hash table management for us, thus ioremap works. We do that early
  377. * so that further code can be debugged
  378. */
  379. find_legacy_serial_ports();
  380. /*
  381. * "Finish" the device-tree, that is do the actual parsing of
  382. * some of the properties like the interrupt map
  383. */
  384. finish_device_tree();
  385. /*
  386. * Initialize xmon
  387. */
  388. #ifdef CONFIG_XMON_DEFAULT
  389. xmon_init(1);
  390. #endif
  391. /*
  392. * Register early console
  393. */
  394. register_early_udbg_console();
  395. /* Save unparsed command line copy for /proc/cmdline */
  396. strlcpy(saved_command_line, cmd_line, COMMAND_LINE_SIZE);
  397. parse_early_param();
  398. check_smt_enabled();
  399. smp_setup_cpu_maps();
  400. /* Release secondary cpus out of their spinloops at 0x60 now that
  401. * we can map physical -> logical CPU ids
  402. */
  403. smp_release_cpus();
  404. printk("Starting Linux PPC64 %s\n", system_utsname.version);
  405. printk("-----------------------------------------------------\n");
  406. printk("ppc64_pft_size = 0x%lx\n", ppc64_pft_size);
  407. printk("ppc64_interrupt_controller = 0x%ld\n",
  408. ppc64_interrupt_controller);
  409. printk("platform = 0x%x\n", _machine);
  410. printk("physicalMemorySize = 0x%lx\n", lmb_phys_mem_size());
  411. printk("ppc64_caches.dcache_line_size = 0x%x\n",
  412. ppc64_caches.dline_size);
  413. printk("ppc64_caches.icache_line_size = 0x%x\n",
  414. ppc64_caches.iline_size);
  415. printk("htab_address = 0x%p\n", htab_address);
  416. printk("htab_hash_mask = 0x%lx\n", htab_hash_mask);
  417. #if PHYSICAL_START > 0
  418. printk("physical_start = 0x%x\n", PHYSICAL_START);
  419. #endif
  420. printk("-----------------------------------------------------\n");
  421. mm_init_ppc64();
  422. DBG(" <- setup_system()\n");
  423. }
  424. static int ppc64_panic_event(struct notifier_block *this,
  425. unsigned long event, void *ptr)
  426. {
  427. ppc_md.panic((char *)ptr); /* May not return */
  428. return NOTIFY_DONE;
  429. }
  430. #ifdef CONFIG_IRQSTACKS
  431. static void __init irqstack_early_init(void)
  432. {
  433. unsigned int i;
  434. /*
  435. * interrupt stacks must be under 256MB, we cannot afford to take
  436. * SLB misses on them.
  437. */
  438. for_each_cpu(i) {
  439. softirq_ctx[i] = (struct thread_info *)
  440. __va(lmb_alloc_base(THREAD_SIZE,
  441. THREAD_SIZE, 0x10000000));
  442. hardirq_ctx[i] = (struct thread_info *)
  443. __va(lmb_alloc_base(THREAD_SIZE,
  444. THREAD_SIZE, 0x10000000));
  445. }
  446. }
  447. #else
  448. #define irqstack_early_init()
  449. #endif
  450. /*
  451. * Stack space used when we detect a bad kernel stack pointer, and
  452. * early in SMP boots before relocation is enabled.
  453. */
  454. static void __init emergency_stack_init(void)
  455. {
  456. unsigned long limit;
  457. unsigned int i;
  458. /*
  459. * Emergency stacks must be under 256MB, we cannot afford to take
  460. * SLB misses on them. The ABI also requires them to be 128-byte
  461. * aligned.
  462. *
  463. * Since we use these as temporary stacks during secondary CPU
  464. * bringup, we need to get at them in real mode. This means they
  465. * must also be within the RMO region.
  466. */
  467. limit = min(0x10000000UL, lmb.rmo_size);
  468. for_each_cpu(i)
  469. paca[i].emergency_sp =
  470. __va(lmb_alloc_base(HW_PAGE_SIZE, 128, limit)) + HW_PAGE_SIZE;
  471. }
  472. /*
  473. * Called into from start_kernel, after lock_kernel has been called.
  474. * Initializes bootmem, which is unsed to manage page allocation until
  475. * mem_init is called.
  476. */
  477. void __init setup_arch(char **cmdline_p)
  478. {
  479. extern void do_init_bootmem(void);
  480. ppc64_boot_msg(0x12, "Setup Arch");
  481. *cmdline_p = cmd_line;
  482. /*
  483. * Set cache line size based on type of cpu as a default.
  484. * Systems with OF can look in the properties on the cpu node(s)
  485. * for a possibly more accurate value.
  486. */
  487. dcache_bsize = ppc64_caches.dline_size;
  488. icache_bsize = ppc64_caches.iline_size;
  489. /* reboot on panic */
  490. panic_timeout = 180;
  491. if (ppc_md.panic)
  492. notifier_chain_register(&panic_notifier_list, &ppc64_panic_block);
  493. init_mm.start_code = PAGE_OFFSET;
  494. init_mm.end_code = (unsigned long) _etext;
  495. init_mm.end_data = (unsigned long) _edata;
  496. init_mm.brk = klimit;
  497. irqstack_early_init();
  498. emergency_stack_init();
  499. stabs_alloc();
  500. /* set up the bootmem stuff with available memory */
  501. do_init_bootmem();
  502. sparse_init();
  503. #ifdef CONFIG_DUMMY_CONSOLE
  504. conswitchp = &dummy_con;
  505. #endif
  506. ppc_md.setup_arch();
  507. /* Use the default idle loop if the platform hasn't provided one. */
  508. if (NULL == ppc_md.idle_loop) {
  509. ppc_md.idle_loop = default_idle;
  510. printk(KERN_INFO "Using default idle loop\n");
  511. }
  512. paging_init();
  513. ppc64_boot_msg(0x15, "Setup Done");
  514. }
  515. /* ToDo: do something useful if ppc_md is not yet setup. */
  516. #define PPC64_LINUX_FUNCTION 0x0f000000
  517. #define PPC64_IPL_MESSAGE 0xc0000000
  518. #define PPC64_TERM_MESSAGE 0xb0000000
  519. static void ppc64_do_msg(unsigned int src, const char *msg)
  520. {
  521. if (ppc_md.progress) {
  522. char buf[128];
  523. sprintf(buf, "%08X\n", src);
  524. ppc_md.progress(buf, 0);
  525. snprintf(buf, 128, "%s", msg);
  526. ppc_md.progress(buf, 0);
  527. }
  528. }
  529. /* Print a boot progress message. */
  530. void ppc64_boot_msg(unsigned int src, const char *msg)
  531. {
  532. ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg);
  533. printk("[boot]%04x %s\n", src, msg);
  534. }
  535. /* Print a termination message (print only -- does not stop the kernel) */
  536. void ppc64_terminate_msg(unsigned int src, const char *msg)
  537. {
  538. ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_TERM_MESSAGE|src, msg);
  539. printk("[terminate]%04x %s\n", src, msg);
  540. }
  541. int check_legacy_ioport(unsigned long base_port)
  542. {
  543. if (ppc_md.check_legacy_ioport == NULL)
  544. return 0;
  545. return ppc_md.check_legacy_ioport(base_port);
  546. }
  547. EXPORT_SYMBOL(check_legacy_ioport);
  548. void cpu_die(void)
  549. {
  550. if (ppc_md.cpu_die)
  551. ppc_md.cpu_die();
  552. }
  553. #ifdef CONFIG_SMP
  554. void __init setup_per_cpu_areas(void)
  555. {
  556. int i;
  557. unsigned long size;
  558. char *ptr;
  559. /* Copy section for each CPU (we discard the original) */
  560. size = ALIGN(__per_cpu_end - __per_cpu_start, SMP_CACHE_BYTES);
  561. #ifdef CONFIG_MODULES
  562. if (size < PERCPU_ENOUGH_ROOM)
  563. size = PERCPU_ENOUGH_ROOM;
  564. #endif
  565. for_each_cpu(i) {
  566. ptr = alloc_bootmem_node(NODE_DATA(cpu_to_node(i)), size);
  567. if (!ptr)
  568. panic("Cannot allocate cpu data for CPU %d\n", i);
  569. paca[i].data_offset = ptr - __per_cpu_start;
  570. memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start);
  571. }
  572. }
  573. #endif