netxen_nic_init.c 38 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * Copyright (C) 2009 - QLogic Corporation.
  4. * All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  19. * MA 02111-1307, USA.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.
  23. *
  24. */
  25. #include <linux/netdevice.h>
  26. #include <linux/delay.h>
  27. #include "netxen_nic.h"
  28. #include "netxen_nic_hw.h"
  29. struct crb_addr_pair {
  30. u32 addr;
  31. u32 data;
  32. };
  33. #define NETXEN_MAX_CRB_XFORM 60
  34. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  35. #define NETXEN_ADDR_ERROR (0xffffffff)
  36. #define crb_addr_transform(name) \
  37. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  38. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  39. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  40. static void
  41. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  42. struct nx_host_rds_ring *rds_ring);
  43. static void crb_addr_transform_setup(void)
  44. {
  45. crb_addr_transform(XDMA);
  46. crb_addr_transform(TIMR);
  47. crb_addr_transform(SRE);
  48. crb_addr_transform(SQN3);
  49. crb_addr_transform(SQN2);
  50. crb_addr_transform(SQN1);
  51. crb_addr_transform(SQN0);
  52. crb_addr_transform(SQS3);
  53. crb_addr_transform(SQS2);
  54. crb_addr_transform(SQS1);
  55. crb_addr_transform(SQS0);
  56. crb_addr_transform(RPMX7);
  57. crb_addr_transform(RPMX6);
  58. crb_addr_transform(RPMX5);
  59. crb_addr_transform(RPMX4);
  60. crb_addr_transform(RPMX3);
  61. crb_addr_transform(RPMX2);
  62. crb_addr_transform(RPMX1);
  63. crb_addr_transform(RPMX0);
  64. crb_addr_transform(ROMUSB);
  65. crb_addr_transform(SN);
  66. crb_addr_transform(QMN);
  67. crb_addr_transform(QMS);
  68. crb_addr_transform(PGNI);
  69. crb_addr_transform(PGND);
  70. crb_addr_transform(PGN3);
  71. crb_addr_transform(PGN2);
  72. crb_addr_transform(PGN1);
  73. crb_addr_transform(PGN0);
  74. crb_addr_transform(PGSI);
  75. crb_addr_transform(PGSD);
  76. crb_addr_transform(PGS3);
  77. crb_addr_transform(PGS2);
  78. crb_addr_transform(PGS1);
  79. crb_addr_transform(PGS0);
  80. crb_addr_transform(PS);
  81. crb_addr_transform(PH);
  82. crb_addr_transform(NIU);
  83. crb_addr_transform(I2Q);
  84. crb_addr_transform(EG);
  85. crb_addr_transform(MN);
  86. crb_addr_transform(MS);
  87. crb_addr_transform(CAS2);
  88. crb_addr_transform(CAS1);
  89. crb_addr_transform(CAS0);
  90. crb_addr_transform(CAM);
  91. crb_addr_transform(C2C1);
  92. crb_addr_transform(C2C0);
  93. crb_addr_transform(SMB);
  94. crb_addr_transform(OCM0);
  95. crb_addr_transform(I2C0);
  96. }
  97. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  98. {
  99. struct netxen_recv_context *recv_ctx;
  100. struct nx_host_rds_ring *rds_ring;
  101. struct netxen_rx_buffer *rx_buf;
  102. int i, ring;
  103. recv_ctx = &adapter->recv_ctx;
  104. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  105. rds_ring = &recv_ctx->rds_rings[ring];
  106. for (i = 0; i < rds_ring->num_desc; ++i) {
  107. rx_buf = &(rds_ring->rx_buf_arr[i]);
  108. if (rx_buf->state == NETXEN_BUFFER_FREE)
  109. continue;
  110. pci_unmap_single(adapter->pdev,
  111. rx_buf->dma,
  112. rds_ring->dma_size,
  113. PCI_DMA_FROMDEVICE);
  114. if (rx_buf->skb != NULL)
  115. dev_kfree_skb_any(rx_buf->skb);
  116. }
  117. }
  118. }
  119. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  120. {
  121. struct netxen_cmd_buffer *cmd_buf;
  122. struct netxen_skb_frag *buffrag;
  123. int i, j;
  124. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  125. cmd_buf = tx_ring->cmd_buf_arr;
  126. for (i = 0; i < tx_ring->num_desc; i++) {
  127. buffrag = cmd_buf->frag_array;
  128. if (buffrag->dma) {
  129. pci_unmap_single(adapter->pdev, buffrag->dma,
  130. buffrag->length, PCI_DMA_TODEVICE);
  131. buffrag->dma = 0ULL;
  132. }
  133. for (j = 0; j < cmd_buf->frag_count; j++) {
  134. buffrag++;
  135. if (buffrag->dma) {
  136. pci_unmap_page(adapter->pdev, buffrag->dma,
  137. buffrag->length,
  138. PCI_DMA_TODEVICE);
  139. buffrag->dma = 0ULL;
  140. }
  141. }
  142. if (cmd_buf->skb) {
  143. dev_kfree_skb_any(cmd_buf->skb);
  144. cmd_buf->skb = NULL;
  145. }
  146. cmd_buf++;
  147. }
  148. }
  149. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  150. {
  151. struct netxen_recv_context *recv_ctx;
  152. struct nx_host_rds_ring *rds_ring;
  153. struct nx_host_tx_ring *tx_ring;
  154. int ring;
  155. recv_ctx = &adapter->recv_ctx;
  156. if (recv_ctx->rds_rings == NULL)
  157. goto skip_rds;
  158. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  159. rds_ring = &recv_ctx->rds_rings[ring];
  160. vfree(rds_ring->rx_buf_arr);
  161. rds_ring->rx_buf_arr = NULL;
  162. }
  163. kfree(recv_ctx->rds_rings);
  164. skip_rds:
  165. if (adapter->tx_ring == NULL)
  166. return;
  167. tx_ring = adapter->tx_ring;
  168. vfree(tx_ring->cmd_buf_arr);
  169. }
  170. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  171. {
  172. struct netxen_recv_context *recv_ctx;
  173. struct nx_host_rds_ring *rds_ring;
  174. struct nx_host_sds_ring *sds_ring;
  175. struct nx_host_tx_ring *tx_ring;
  176. struct netxen_rx_buffer *rx_buf;
  177. int ring, i, size;
  178. struct netxen_cmd_buffer *cmd_buf_arr;
  179. struct net_device *netdev = adapter->netdev;
  180. struct pci_dev *pdev = adapter->pdev;
  181. size = sizeof(struct nx_host_tx_ring);
  182. tx_ring = kzalloc(size, GFP_KERNEL);
  183. if (tx_ring == NULL) {
  184. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  185. netdev->name);
  186. return -ENOMEM;
  187. }
  188. adapter->tx_ring = tx_ring;
  189. tx_ring->num_desc = adapter->num_txd;
  190. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  191. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  192. if (cmd_buf_arr == NULL) {
  193. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  194. netdev->name);
  195. return -ENOMEM;
  196. }
  197. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  198. tx_ring->cmd_buf_arr = cmd_buf_arr;
  199. recv_ctx = &adapter->recv_ctx;
  200. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  201. rds_ring = kzalloc(size, GFP_KERNEL);
  202. if (rds_ring == NULL) {
  203. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  204. netdev->name);
  205. return -ENOMEM;
  206. }
  207. recv_ctx->rds_rings = rds_ring;
  208. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  209. rds_ring = &recv_ctx->rds_rings[ring];
  210. switch (ring) {
  211. case RCV_RING_NORMAL:
  212. rds_ring->num_desc = adapter->num_rxd;
  213. if (adapter->ahw.cut_through) {
  214. rds_ring->dma_size =
  215. NX_CT_DEFAULT_RX_BUF_LEN;
  216. rds_ring->skb_size =
  217. NX_CT_DEFAULT_RX_BUF_LEN;
  218. } else {
  219. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  220. rds_ring->dma_size =
  221. NX_P3_RX_BUF_MAX_LEN;
  222. else
  223. rds_ring->dma_size =
  224. NX_P2_RX_BUF_MAX_LEN;
  225. rds_ring->skb_size =
  226. rds_ring->dma_size + NET_IP_ALIGN;
  227. }
  228. break;
  229. case RCV_RING_JUMBO:
  230. rds_ring->num_desc = adapter->num_jumbo_rxd;
  231. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  232. rds_ring->dma_size =
  233. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  234. else
  235. rds_ring->dma_size =
  236. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  237. if (adapter->capabilities & NX_CAP0_HW_LRO)
  238. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  239. rds_ring->skb_size =
  240. rds_ring->dma_size + NET_IP_ALIGN;
  241. break;
  242. case RCV_RING_LRO:
  243. rds_ring->num_desc = adapter->num_lro_rxd;
  244. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  245. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  246. break;
  247. }
  248. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  249. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  250. if (rds_ring->rx_buf_arr == NULL) {
  251. printk(KERN_ERR "%s: Failed to allocate "
  252. "rx buffer ring %d\n",
  253. netdev->name, ring);
  254. /* free whatever was already allocated */
  255. goto err_out;
  256. }
  257. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  258. INIT_LIST_HEAD(&rds_ring->free_list);
  259. /*
  260. * Now go through all of them, set reference handles
  261. * and put them in the queues.
  262. */
  263. rx_buf = rds_ring->rx_buf_arr;
  264. for (i = 0; i < rds_ring->num_desc; i++) {
  265. list_add_tail(&rx_buf->list,
  266. &rds_ring->free_list);
  267. rx_buf->ref_handle = i;
  268. rx_buf->state = NETXEN_BUFFER_FREE;
  269. rx_buf++;
  270. }
  271. spin_lock_init(&rds_ring->lock);
  272. }
  273. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  274. sds_ring = &recv_ctx->sds_rings[ring];
  275. sds_ring->irq = adapter->msix_entries[ring].vector;
  276. sds_ring->adapter = adapter;
  277. sds_ring->num_desc = adapter->num_rxd;
  278. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  279. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  280. }
  281. return 0;
  282. err_out:
  283. netxen_free_sw_resources(adapter);
  284. return -ENOMEM;
  285. }
  286. /*
  287. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  288. * address to external PCI CRB address.
  289. */
  290. static u32 netxen_decode_crb_addr(u32 addr)
  291. {
  292. int i;
  293. u32 base_addr, offset, pci_base;
  294. crb_addr_transform_setup();
  295. pci_base = NETXEN_ADDR_ERROR;
  296. base_addr = addr & 0xfff00000;
  297. offset = addr & 0x000fffff;
  298. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  299. if (crb_addr_xform[i] == base_addr) {
  300. pci_base = i << 20;
  301. break;
  302. }
  303. }
  304. if (pci_base == NETXEN_ADDR_ERROR)
  305. return pci_base;
  306. else
  307. return (pci_base + offset);
  308. }
  309. #define NETXEN_MAX_ROM_WAIT_USEC 100
  310. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  311. {
  312. long timeout = 0;
  313. long done = 0;
  314. cond_resched();
  315. while (done == 0) {
  316. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  317. done &= 2;
  318. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  319. dev_err(&adapter->pdev->dev,
  320. "Timeout reached waiting for rom done");
  321. return -EIO;
  322. }
  323. udelay(1);
  324. }
  325. return 0;
  326. }
  327. static int do_rom_fast_read(struct netxen_adapter *adapter,
  328. int addr, int *valp)
  329. {
  330. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  331. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  332. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  333. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  334. if (netxen_wait_rom_done(adapter)) {
  335. printk("Error waiting for rom done\n");
  336. return -EIO;
  337. }
  338. /* reset abyte_cnt and dummy_byte_cnt */
  339. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  340. udelay(10);
  341. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  342. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  343. return 0;
  344. }
  345. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  346. u8 *bytes, size_t size)
  347. {
  348. int addridx;
  349. int ret = 0;
  350. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  351. int v;
  352. ret = do_rom_fast_read(adapter, addridx, &v);
  353. if (ret != 0)
  354. break;
  355. *(__le32 *)bytes = cpu_to_le32(v);
  356. bytes += 4;
  357. }
  358. return ret;
  359. }
  360. int
  361. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  362. u8 *bytes, size_t size)
  363. {
  364. int ret;
  365. ret = netxen_rom_lock(adapter);
  366. if (ret < 0)
  367. return ret;
  368. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  369. netxen_rom_unlock(adapter);
  370. return ret;
  371. }
  372. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  373. {
  374. int ret;
  375. if (netxen_rom_lock(adapter) != 0)
  376. return -EIO;
  377. ret = do_rom_fast_read(adapter, addr, valp);
  378. netxen_rom_unlock(adapter);
  379. return ret;
  380. }
  381. #define NETXEN_BOARDTYPE 0x4008
  382. #define NETXEN_BOARDNUM 0x400c
  383. #define NETXEN_CHIPNUM 0x4010
  384. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  385. {
  386. int addr, val;
  387. int i, n, init_delay = 0;
  388. struct crb_addr_pair *buf;
  389. unsigned offset;
  390. u32 off;
  391. /* resetall */
  392. netxen_rom_lock(adapter);
  393. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  394. netxen_rom_unlock(adapter);
  395. if (verbose) {
  396. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  397. printk("P2 ROM board type: 0x%08x\n", val);
  398. else
  399. printk("Could not read board type\n");
  400. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  401. printk("P2 ROM board num: 0x%08x\n", val);
  402. else
  403. printk("Could not read board number\n");
  404. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  405. printk("P2 ROM chip num: 0x%08x\n", val);
  406. else
  407. printk("Could not read chip number\n");
  408. }
  409. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  410. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  411. (n != 0xcafecafe) ||
  412. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  413. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  414. "n: %08x\n", netxen_nic_driver_name, n);
  415. return -EIO;
  416. }
  417. offset = n & 0xffffU;
  418. n = (n >> 16) & 0xffffU;
  419. } else {
  420. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  421. !(n & 0x80000000)) {
  422. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  423. "n: %08x\n", netxen_nic_driver_name, n);
  424. return -EIO;
  425. }
  426. offset = 1;
  427. n &= ~0x80000000;
  428. }
  429. if (n < 1024) {
  430. if (verbose)
  431. printk(KERN_DEBUG "%s: %d CRB init values found"
  432. " in ROM.\n", netxen_nic_driver_name, n);
  433. } else {
  434. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  435. " initialized.\n", __func__, n);
  436. return -EIO;
  437. }
  438. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  439. if (buf == NULL) {
  440. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  441. netxen_nic_driver_name);
  442. return -ENOMEM;
  443. }
  444. for (i = 0; i < n; i++) {
  445. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  446. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  447. kfree(buf);
  448. return -EIO;
  449. }
  450. buf[i].addr = addr;
  451. buf[i].data = val;
  452. if (verbose)
  453. printk(KERN_DEBUG "%s: PCI: 0x%08x == 0x%08x\n",
  454. netxen_nic_driver_name,
  455. (u32)netxen_decode_crb_addr(addr), val);
  456. }
  457. for (i = 0; i < n; i++) {
  458. off = netxen_decode_crb_addr(buf[i].addr);
  459. if (off == NETXEN_ADDR_ERROR) {
  460. printk(KERN_ERR"CRB init value out of range %x\n",
  461. buf[i].addr);
  462. continue;
  463. }
  464. off += NETXEN_PCI_CRBSPACE;
  465. /* skipping cold reboot MAGIC */
  466. if (off == NETXEN_CAM_RAM(0x1fc))
  467. continue;
  468. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  469. if (off == (NETXEN_CRB_I2C0 + 0x1c))
  470. continue;
  471. /* do not reset PCI */
  472. if (off == (ROMUSB_GLB + 0xbc))
  473. continue;
  474. if (off == (ROMUSB_GLB + 0xa8))
  475. continue;
  476. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  477. continue;
  478. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  479. continue;
  480. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  481. continue;
  482. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18))
  483. buf[i].data = 0x1020;
  484. /* skip the function enable register */
  485. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  486. continue;
  487. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  488. continue;
  489. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  490. continue;
  491. }
  492. init_delay = 1;
  493. /* After writing this register, HW needs time for CRB */
  494. /* to quiet down (else crb_window returns 0xffffffff) */
  495. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  496. init_delay = 1000;
  497. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  498. /* hold xdma in reset also */
  499. buf[i].data = NETXEN_NIC_XDMA_RESET;
  500. buf[i].data = 0x8000ff;
  501. }
  502. }
  503. NXWR32(adapter, off, buf[i].data);
  504. msleep(init_delay);
  505. }
  506. kfree(buf);
  507. /* disable_peg_cache_all */
  508. /* unreset_net_cache */
  509. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  510. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  511. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  512. }
  513. /* p2dn replyCount */
  514. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  515. /* disable_peg_cache 0 */
  516. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  517. /* disable_peg_cache 1 */
  518. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  519. /* peg_clr_all */
  520. /* peg_clr 0 */
  521. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  522. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  523. /* peg_clr 1 */
  524. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  525. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  526. /* peg_clr 2 */
  527. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  528. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  529. /* peg_clr 3 */
  530. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  531. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  532. return 0;
  533. }
  534. int
  535. netxen_need_fw_reset(struct netxen_adapter *adapter)
  536. {
  537. u32 count, old_count;
  538. u32 val, version, major, minor, build;
  539. int i, timeout;
  540. u8 fw_type;
  541. /* NX2031 firmware doesn't support heartbit */
  542. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  543. return 1;
  544. /* last attempt had failed */
  545. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  546. return 1;
  547. old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  548. for (i = 0; i < 10; i++) {
  549. timeout = msleep_interruptible(200);
  550. if (timeout) {
  551. NXWR32(adapter, CRB_CMDPEG_STATE,
  552. PHAN_INITIALIZE_FAILED);
  553. return -EINTR;
  554. }
  555. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  556. if (count != old_count)
  557. break;
  558. }
  559. /* firmware is dead */
  560. if (count == old_count)
  561. return 1;
  562. /* check if we have got newer or different file firmware */
  563. if (adapter->fw) {
  564. const struct firmware *fw = adapter->fw;
  565. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  566. version = NETXEN_DECODE_VERSION(val);
  567. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  568. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  569. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  570. if (version > NETXEN_VERSION_CODE(major, minor, build))
  571. return 1;
  572. if (version == NETXEN_VERSION_CODE(major, minor, build)) {
  573. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  574. fw_type = (val & 0x4) ?
  575. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  576. if (adapter->fw_type != fw_type)
  577. return 1;
  578. }
  579. }
  580. return 0;
  581. }
  582. static char *fw_name[] = {
  583. "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin", "flash",
  584. };
  585. int
  586. netxen_load_firmware(struct netxen_adapter *adapter)
  587. {
  588. u64 *ptr64;
  589. u32 i, flashaddr, size;
  590. const struct firmware *fw = adapter->fw;
  591. struct pci_dev *pdev = adapter->pdev;
  592. dev_info(&pdev->dev, "loading firmware from %s\n",
  593. fw_name[adapter->fw_type]);
  594. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  595. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  596. if (fw) {
  597. __le64 data;
  598. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  599. ptr64 = (u64 *)&fw->data[NETXEN_BOOTLD_START];
  600. flashaddr = NETXEN_BOOTLD_START;
  601. for (i = 0; i < size; i++) {
  602. data = cpu_to_le64(ptr64[i]);
  603. adapter->pci_mem_write(adapter, flashaddr, &data, 8);
  604. flashaddr += 8;
  605. }
  606. size = *(u32 *)&fw->data[NX_FW_SIZE_OFFSET];
  607. size = (__force u32)cpu_to_le32(size) / 8;
  608. ptr64 = (u64 *)&fw->data[NETXEN_IMAGE_START];
  609. flashaddr = NETXEN_IMAGE_START;
  610. for (i = 0; i < size; i++) {
  611. data = cpu_to_le64(ptr64[i]);
  612. if (adapter->pci_mem_write(adapter,
  613. flashaddr, &data, 8))
  614. return -EIO;
  615. flashaddr += 8;
  616. }
  617. } else {
  618. u64 data;
  619. u32 hi, lo;
  620. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  621. flashaddr = NETXEN_BOOTLD_START;
  622. for (i = 0; i < size; i++) {
  623. if (netxen_rom_fast_read(adapter,
  624. flashaddr, &lo) != 0)
  625. return -EIO;
  626. if (netxen_rom_fast_read(adapter,
  627. flashaddr + 4, &hi) != 0)
  628. return -EIO;
  629. /* hi, lo are already in host endian byteorder */
  630. data = (((u64)hi << 32) | lo);
  631. if (adapter->pci_mem_write(adapter,
  632. flashaddr, &data, 8))
  633. return -EIO;
  634. flashaddr += 8;
  635. }
  636. }
  637. msleep(1);
  638. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  639. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  640. else {
  641. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  642. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  643. }
  644. return 0;
  645. }
  646. static int
  647. netxen_validate_firmware(struct netxen_adapter *adapter, const char *fwname)
  648. {
  649. __le32 val;
  650. u32 ver, min_ver, bios;
  651. struct pci_dev *pdev = adapter->pdev;
  652. const struct firmware *fw = adapter->fw;
  653. if (fw->size < NX_FW_MIN_SIZE)
  654. return -EINVAL;
  655. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  656. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  657. return -EINVAL;
  658. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  659. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  660. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  661. else
  662. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  663. ver = NETXEN_DECODE_VERSION(val);
  664. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  665. dev_err(&pdev->dev,
  666. "%s: firmware version %d.%d.%d unsupported\n",
  667. fwname, _major(ver), _minor(ver), _build(ver));
  668. return -EINVAL;
  669. }
  670. val = cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  671. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  672. if ((__force u32)val != bios) {
  673. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  674. fwname);
  675. return -EINVAL;
  676. }
  677. /* check if flashed firmware is newer */
  678. if (netxen_rom_fast_read(adapter,
  679. NX_FW_VERSION_OFFSET, (int *)&val))
  680. return -EIO;
  681. val = NETXEN_DECODE_VERSION(val);
  682. if (val > ver) {
  683. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  684. fwname);
  685. return -EINVAL;
  686. }
  687. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  688. return 0;
  689. }
  690. static int
  691. netxen_p3_has_mn(struct netxen_adapter *adapter)
  692. {
  693. u32 capability, flashed_ver;
  694. capability = 0;
  695. netxen_rom_fast_read(adapter,
  696. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  697. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  698. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  699. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  700. if (capability & NX_PEG_TUNE_MN_PRESENT)
  701. return 1;
  702. }
  703. return 0;
  704. }
  705. void netxen_request_firmware(struct netxen_adapter *adapter)
  706. {
  707. u8 fw_type;
  708. struct pci_dev *pdev = adapter->pdev;
  709. int rc = 0;
  710. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  711. fw_type = NX_P2_MN_ROMIMAGE;
  712. goto request_fw;
  713. }
  714. fw_type = netxen_p3_has_mn(adapter) ?
  715. NX_P3_MN_ROMIMAGE : NX_P3_CT_ROMIMAGE;
  716. request_fw:
  717. rc = request_firmware(&adapter->fw, fw_name[fw_type], &pdev->dev);
  718. if (rc != 0) {
  719. if (fw_type == NX_P3_MN_ROMIMAGE) {
  720. msleep(1);
  721. fw_type = NX_P3_CT_ROMIMAGE;
  722. goto request_fw;
  723. }
  724. fw_type = NX_FLASH_ROMIMAGE;
  725. adapter->fw = NULL;
  726. goto done;
  727. }
  728. rc = netxen_validate_firmware(adapter, fw_name[fw_type]);
  729. if (rc != 0) {
  730. release_firmware(adapter->fw);
  731. if (fw_type == NX_P3_MN_ROMIMAGE) {
  732. msleep(1);
  733. fw_type = NX_P3_CT_ROMIMAGE;
  734. goto request_fw;
  735. }
  736. fw_type = NX_FLASH_ROMIMAGE;
  737. adapter->fw = NULL;
  738. goto done;
  739. }
  740. done:
  741. adapter->fw_type = fw_type;
  742. }
  743. void
  744. netxen_release_firmware(struct netxen_adapter *adapter)
  745. {
  746. if (adapter->fw)
  747. release_firmware(adapter->fw);
  748. adapter->fw = NULL;
  749. }
  750. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  751. {
  752. u64 addr;
  753. u32 hi, lo;
  754. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  755. return 0;
  756. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  757. NETXEN_HOST_DUMMY_DMA_SIZE,
  758. &adapter->dummy_dma.phys_addr);
  759. if (adapter->dummy_dma.addr == NULL) {
  760. dev_err(&adapter->pdev->dev,
  761. "ERROR: Could not allocate dummy DMA memory\n");
  762. return -ENOMEM;
  763. }
  764. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  765. hi = (addr >> 32) & 0xffffffff;
  766. lo = addr & 0xffffffff;
  767. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  768. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  769. return 0;
  770. }
  771. /*
  772. * NetXen DMA watchdog control:
  773. *
  774. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  775. * Bit 1 : disable_request => 1 req disable dma watchdog
  776. * Bit 2 : enable_request => 1 req enable dma watchdog
  777. * Bit 3-31 : unused
  778. */
  779. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  780. {
  781. int i = 100;
  782. u32 ctrl;
  783. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  784. return;
  785. if (!adapter->dummy_dma.addr)
  786. return;
  787. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  788. if ((ctrl & 0x1) != 0) {
  789. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  790. while ((ctrl & 0x1) != 0) {
  791. msleep(50);
  792. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  793. if (--i == 0)
  794. break;
  795. };
  796. }
  797. if (i) {
  798. pci_free_consistent(adapter->pdev,
  799. NETXEN_HOST_DUMMY_DMA_SIZE,
  800. adapter->dummy_dma.addr,
  801. adapter->dummy_dma.phys_addr);
  802. adapter->dummy_dma.addr = NULL;
  803. } else
  804. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  805. }
  806. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  807. {
  808. u32 val = 0;
  809. int retries = 60;
  810. if (pegtune_val)
  811. return 0;
  812. do {
  813. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  814. switch (val) {
  815. case PHAN_INITIALIZE_COMPLETE:
  816. case PHAN_INITIALIZE_ACK:
  817. return 0;
  818. case PHAN_INITIALIZE_FAILED:
  819. goto out_err;
  820. default:
  821. break;
  822. }
  823. msleep(500);
  824. } while (--retries);
  825. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  826. out_err:
  827. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  828. return -EIO;
  829. }
  830. static int
  831. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  832. {
  833. u32 val = 0;
  834. int retries = 2000;
  835. do {
  836. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  837. if (val == PHAN_PEG_RCV_INITIALIZED)
  838. return 0;
  839. msleep(10);
  840. } while (--retries);
  841. if (!retries) {
  842. printk(KERN_ERR "Receive Peg initialization not "
  843. "complete, state: 0x%x.\n", val);
  844. return -EIO;
  845. }
  846. return 0;
  847. }
  848. int netxen_init_firmware(struct netxen_adapter *adapter)
  849. {
  850. int err;
  851. err = netxen_receive_peg_ready(adapter);
  852. if (err)
  853. return err;
  854. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  855. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  856. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  857. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  858. return err;
  859. }
  860. static void
  861. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  862. {
  863. u32 cable_OUI;
  864. u16 cable_len;
  865. u16 link_speed;
  866. u8 link_status, module, duplex, autoneg;
  867. struct net_device *netdev = adapter->netdev;
  868. adapter->has_link_events = 1;
  869. cable_OUI = msg->body[1] & 0xffffffff;
  870. cable_len = (msg->body[1] >> 32) & 0xffff;
  871. link_speed = (msg->body[1] >> 48) & 0xffff;
  872. link_status = msg->body[2] & 0xff;
  873. duplex = (msg->body[2] >> 16) & 0xff;
  874. autoneg = (msg->body[2] >> 24) & 0xff;
  875. module = (msg->body[2] >> 8) & 0xff;
  876. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  877. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  878. netdev->name, cable_OUI, cable_len);
  879. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  880. printk(KERN_INFO "%s: unsupported cable length %d\n",
  881. netdev->name, cable_len);
  882. }
  883. netxen_advert_link_change(adapter, link_status);
  884. /* update link parameters */
  885. if (duplex == LINKEVENT_FULL_DUPLEX)
  886. adapter->link_duplex = DUPLEX_FULL;
  887. else
  888. adapter->link_duplex = DUPLEX_HALF;
  889. adapter->module_type = module;
  890. adapter->link_autoneg = autoneg;
  891. adapter->link_speed = link_speed;
  892. }
  893. static void
  894. netxen_handle_fw_message(int desc_cnt, int index,
  895. struct nx_host_sds_ring *sds_ring)
  896. {
  897. nx_fw_msg_t msg;
  898. struct status_desc *desc;
  899. int i = 0, opcode;
  900. while (desc_cnt > 0 && i < 8) {
  901. desc = &sds_ring->desc_head[index];
  902. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  903. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  904. index = get_next_index(index, sds_ring->num_desc);
  905. desc_cnt--;
  906. }
  907. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  908. switch (opcode) {
  909. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  910. netxen_handle_linkevent(sds_ring->adapter, &msg);
  911. break;
  912. default:
  913. break;
  914. }
  915. }
  916. static int
  917. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  918. struct nx_host_rds_ring *rds_ring,
  919. struct netxen_rx_buffer *buffer)
  920. {
  921. struct sk_buff *skb;
  922. dma_addr_t dma;
  923. struct pci_dev *pdev = adapter->pdev;
  924. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  925. if (!buffer->skb)
  926. return 1;
  927. skb = buffer->skb;
  928. if (!adapter->ahw.cut_through)
  929. skb_reserve(skb, 2);
  930. dma = pci_map_single(pdev, skb->data,
  931. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  932. if (pci_dma_mapping_error(pdev, dma)) {
  933. dev_kfree_skb_any(skb);
  934. buffer->skb = NULL;
  935. return 1;
  936. }
  937. buffer->skb = skb;
  938. buffer->dma = dma;
  939. buffer->state = NETXEN_BUFFER_BUSY;
  940. return 0;
  941. }
  942. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  943. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  944. {
  945. struct netxen_rx_buffer *buffer;
  946. struct sk_buff *skb;
  947. buffer = &rds_ring->rx_buf_arr[index];
  948. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  949. PCI_DMA_FROMDEVICE);
  950. skb = buffer->skb;
  951. if (!skb)
  952. goto no_skb;
  953. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  954. adapter->stats.csummed++;
  955. skb->ip_summed = CHECKSUM_UNNECESSARY;
  956. } else
  957. skb->ip_summed = CHECKSUM_NONE;
  958. skb->dev = adapter->netdev;
  959. buffer->skb = NULL;
  960. no_skb:
  961. buffer->state = NETXEN_BUFFER_FREE;
  962. return skb;
  963. }
  964. static struct netxen_rx_buffer *
  965. netxen_process_rcv(struct netxen_adapter *adapter,
  966. struct nx_host_sds_ring *sds_ring,
  967. int ring, u64 sts_data0)
  968. {
  969. struct net_device *netdev = adapter->netdev;
  970. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  971. struct netxen_rx_buffer *buffer;
  972. struct sk_buff *skb;
  973. struct nx_host_rds_ring *rds_ring;
  974. int index, length, cksum, pkt_offset;
  975. if (unlikely(ring >= adapter->max_rds_rings))
  976. return NULL;
  977. rds_ring = &recv_ctx->rds_rings[ring];
  978. index = netxen_get_sts_refhandle(sts_data0);
  979. if (unlikely(index >= rds_ring->num_desc))
  980. return NULL;
  981. buffer = &rds_ring->rx_buf_arr[index];
  982. length = netxen_get_sts_totallength(sts_data0);
  983. cksum = netxen_get_sts_status(sts_data0);
  984. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  985. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  986. if (!skb)
  987. return buffer;
  988. if (length > rds_ring->skb_size)
  989. skb_put(skb, rds_ring->skb_size);
  990. else
  991. skb_put(skb, length);
  992. if (pkt_offset)
  993. skb_pull(skb, pkt_offset);
  994. skb->truesize = skb->len + sizeof(struct sk_buff);
  995. skb->protocol = eth_type_trans(skb, netdev);
  996. napi_gro_receive(&sds_ring->napi, skb);
  997. adapter->stats.rx_pkts++;
  998. adapter->stats.rxbytes += length;
  999. return buffer;
  1000. }
  1001. #define TCP_HDR_SIZE 20
  1002. #define TCP_TS_OPTION_SIZE 12
  1003. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  1004. static struct netxen_rx_buffer *
  1005. netxen_process_lro(struct netxen_adapter *adapter,
  1006. struct nx_host_sds_ring *sds_ring,
  1007. int ring, u64 sts_data0, u64 sts_data1)
  1008. {
  1009. struct net_device *netdev = adapter->netdev;
  1010. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1011. struct netxen_rx_buffer *buffer;
  1012. struct sk_buff *skb;
  1013. struct nx_host_rds_ring *rds_ring;
  1014. struct iphdr *iph;
  1015. struct tcphdr *th;
  1016. bool push, timestamp;
  1017. int l2_hdr_offset, l4_hdr_offset;
  1018. int index;
  1019. u16 lro_length, length, data_offset;
  1020. u32 seq_number;
  1021. if (unlikely(ring > adapter->max_rds_rings))
  1022. return NULL;
  1023. rds_ring = &recv_ctx->rds_rings[ring];
  1024. index = netxen_get_lro_sts_refhandle(sts_data0);
  1025. if (unlikely(index > rds_ring->num_desc))
  1026. return NULL;
  1027. buffer = &rds_ring->rx_buf_arr[index];
  1028. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1029. lro_length = netxen_get_lro_sts_length(sts_data0);
  1030. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1031. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1032. push = netxen_get_lro_sts_push_flag(sts_data0);
  1033. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1034. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1035. if (!skb)
  1036. return buffer;
  1037. if (timestamp)
  1038. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1039. else
  1040. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1041. skb_put(skb, lro_length + data_offset);
  1042. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1043. skb_pull(skb, l2_hdr_offset);
  1044. skb->protocol = eth_type_trans(skb, netdev);
  1045. iph = (struct iphdr *)skb->data;
  1046. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1047. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1048. iph->tot_len = htons(length);
  1049. iph->check = 0;
  1050. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1051. th->psh = push;
  1052. th->seq = htonl(seq_number);
  1053. length = skb->len;
  1054. netif_receive_skb(skb);
  1055. adapter->stats.lro_pkts++;
  1056. adapter->stats.rxbytes += length;
  1057. return buffer;
  1058. }
  1059. #define netxen_merge_rx_buffers(list, head) \
  1060. do { list_splice_tail_init(list, head); } while (0);
  1061. int
  1062. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1063. {
  1064. struct netxen_adapter *adapter = sds_ring->adapter;
  1065. struct list_head *cur;
  1066. struct status_desc *desc;
  1067. struct netxen_rx_buffer *rxbuf;
  1068. u32 consumer = sds_ring->consumer;
  1069. int count = 0;
  1070. u64 sts_data0, sts_data1;
  1071. int opcode, ring = 0, desc_cnt;
  1072. while (count < max) {
  1073. desc = &sds_ring->desc_head[consumer];
  1074. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1075. if (!(sts_data0 & STATUS_OWNER_HOST))
  1076. break;
  1077. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1078. opcode = netxen_get_sts_opcode(sts_data0);
  1079. switch (opcode) {
  1080. case NETXEN_NIC_RXPKT_DESC:
  1081. case NETXEN_OLD_RXPKT_DESC:
  1082. case NETXEN_NIC_SYN_OFFLOAD:
  1083. ring = netxen_get_sts_type(sts_data0);
  1084. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1085. ring, sts_data0);
  1086. break;
  1087. case NETXEN_NIC_LRO_DESC:
  1088. ring = netxen_get_lro_sts_type(sts_data0);
  1089. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1090. rxbuf = netxen_process_lro(adapter, sds_ring,
  1091. ring, sts_data0, sts_data1);
  1092. break;
  1093. case NETXEN_NIC_RESPONSE_DESC:
  1094. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1095. default:
  1096. goto skip;
  1097. }
  1098. WARN_ON(desc_cnt > 1);
  1099. if (rxbuf)
  1100. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1101. skip:
  1102. for (; desc_cnt > 0; desc_cnt--) {
  1103. desc = &sds_ring->desc_head[consumer];
  1104. desc->status_desc_data[0] =
  1105. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1106. consumer = get_next_index(consumer, sds_ring->num_desc);
  1107. }
  1108. count++;
  1109. }
  1110. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1111. struct nx_host_rds_ring *rds_ring =
  1112. &adapter->recv_ctx.rds_rings[ring];
  1113. if (!list_empty(&sds_ring->free_list[ring])) {
  1114. list_for_each(cur, &sds_ring->free_list[ring]) {
  1115. rxbuf = list_entry(cur,
  1116. struct netxen_rx_buffer, list);
  1117. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1118. }
  1119. spin_lock(&rds_ring->lock);
  1120. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1121. &rds_ring->free_list);
  1122. spin_unlock(&rds_ring->lock);
  1123. }
  1124. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1125. }
  1126. if (count) {
  1127. sds_ring->consumer = consumer;
  1128. NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
  1129. }
  1130. return count;
  1131. }
  1132. /* Process Command status ring */
  1133. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1134. {
  1135. u32 sw_consumer, hw_consumer;
  1136. int count = 0, i;
  1137. struct netxen_cmd_buffer *buffer;
  1138. struct pci_dev *pdev = adapter->pdev;
  1139. struct net_device *netdev = adapter->netdev;
  1140. struct netxen_skb_frag *frag;
  1141. int done = 0;
  1142. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1143. if (!spin_trylock(&adapter->tx_clean_lock))
  1144. return 1;
  1145. sw_consumer = tx_ring->sw_consumer;
  1146. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1147. while (sw_consumer != hw_consumer) {
  1148. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1149. if (buffer->skb) {
  1150. frag = &buffer->frag_array[0];
  1151. pci_unmap_single(pdev, frag->dma, frag->length,
  1152. PCI_DMA_TODEVICE);
  1153. frag->dma = 0ULL;
  1154. for (i = 1; i < buffer->frag_count; i++) {
  1155. frag++; /* Get the next frag */
  1156. pci_unmap_page(pdev, frag->dma, frag->length,
  1157. PCI_DMA_TODEVICE);
  1158. frag->dma = 0ULL;
  1159. }
  1160. adapter->stats.xmitfinished++;
  1161. dev_kfree_skb_any(buffer->skb);
  1162. buffer->skb = NULL;
  1163. }
  1164. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1165. if (++count >= MAX_STATUS_HANDLE)
  1166. break;
  1167. }
  1168. if (count && netif_running(netdev)) {
  1169. tx_ring->sw_consumer = sw_consumer;
  1170. smp_mb();
  1171. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1172. __netif_tx_lock(tx_ring->txq, smp_processor_id());
  1173. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH) {
  1174. netif_wake_queue(netdev);
  1175. adapter->tx_timeo_cnt = 0;
  1176. }
  1177. __netif_tx_unlock(tx_ring->txq);
  1178. }
  1179. }
  1180. /*
  1181. * If everything is freed up to consumer then check if the ring is full
  1182. * If the ring is full then check if more needs to be freed and
  1183. * schedule the call back again.
  1184. *
  1185. * This happens when there are 2 CPUs. One could be freeing and the
  1186. * other filling it. If the ring is full when we get out of here and
  1187. * the card has already interrupted the host then the host can miss the
  1188. * interrupt.
  1189. *
  1190. * There is still a possible race condition and the host could miss an
  1191. * interrupt. The card has to take care of this.
  1192. */
  1193. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1194. done = (sw_consumer == hw_consumer);
  1195. spin_unlock(&adapter->tx_clean_lock);
  1196. return (done);
  1197. }
  1198. void
  1199. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1200. struct nx_host_rds_ring *rds_ring)
  1201. {
  1202. struct rcv_desc *pdesc;
  1203. struct netxen_rx_buffer *buffer;
  1204. int producer, count = 0;
  1205. netxen_ctx_msg msg = 0;
  1206. struct list_head *head;
  1207. producer = rds_ring->producer;
  1208. spin_lock(&rds_ring->lock);
  1209. head = &rds_ring->free_list;
  1210. while (!list_empty(head)) {
  1211. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1212. if (!buffer->skb) {
  1213. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1214. break;
  1215. }
  1216. count++;
  1217. list_del(&buffer->list);
  1218. /* make a rcv descriptor */
  1219. pdesc = &rds_ring->desc_head[producer];
  1220. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1221. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1222. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1223. producer = get_next_index(producer, rds_ring->num_desc);
  1224. }
  1225. spin_unlock(&rds_ring->lock);
  1226. if (count) {
  1227. rds_ring->producer = producer;
  1228. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1229. (producer-1) & (rds_ring->num_desc-1));
  1230. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1231. /*
  1232. * Write a doorbell msg to tell phanmon of change in
  1233. * receive ring producer
  1234. * Only for firmware version < 4.0.0
  1235. */
  1236. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1237. netxen_set_msg_privid(msg);
  1238. netxen_set_msg_count(msg,
  1239. ((producer - 1) &
  1240. (rds_ring->num_desc - 1)));
  1241. netxen_set_msg_ctxid(msg, adapter->portnum);
  1242. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1243. read_lock(&adapter->adapter_lock);
  1244. writel(msg, DB_NORMALIZE(adapter,
  1245. NETXEN_RCV_PRODUCER_OFFSET));
  1246. read_unlock(&adapter->adapter_lock);
  1247. }
  1248. }
  1249. }
  1250. static void
  1251. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1252. struct nx_host_rds_ring *rds_ring)
  1253. {
  1254. struct rcv_desc *pdesc;
  1255. struct netxen_rx_buffer *buffer;
  1256. int producer, count = 0;
  1257. struct list_head *head;
  1258. producer = rds_ring->producer;
  1259. if (!spin_trylock(&rds_ring->lock))
  1260. return;
  1261. head = &rds_ring->free_list;
  1262. while (!list_empty(head)) {
  1263. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1264. if (!buffer->skb) {
  1265. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1266. break;
  1267. }
  1268. count++;
  1269. list_del(&buffer->list);
  1270. /* make a rcv descriptor */
  1271. pdesc = &rds_ring->desc_head[producer];
  1272. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1273. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1274. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1275. producer = get_next_index(producer, rds_ring->num_desc);
  1276. }
  1277. if (count) {
  1278. rds_ring->producer = producer;
  1279. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1280. (producer - 1) & (rds_ring->num_desc - 1));
  1281. }
  1282. spin_unlock(&rds_ring->lock);
  1283. }
  1284. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1285. {
  1286. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1287. return;
  1288. }